mcuconf.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223
  1. /*
  2. ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
  3. Licensed under the Apache License, Version 2.0 (the "License");
  4. you may not use this file except in compliance with the License.
  5. You may obtain a copy of the License at
  6. http://www.apache.org/licenses/LICENSE-2.0
  7. Unless required by applicable law or agreed to in writing, software
  8. distributed under the License is distributed on an "AS IS" BASIS,
  9. WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  10. See the License for the specific language governing permissions and
  11. limitations under the License.
  12. */
  13. #ifndef MCUCONF_H
  14. #define MCUCONF_H
  15. /*
  16. * STM32F107 drivers configuration.
  17. * The following settings override the default settings present in
  18. * the various device driver implementation headers.
  19. * Note that the settings for each driver only have effect if the whole
  20. * driver is enabled in halconf.h.
  21. *
  22. * IRQ priorities:
  23. * 15...0 Lowest...Highest.
  24. *
  25. * DMA priorities:
  26. * 0...3 Lowest...Highest.
  27. */
  28. #define STM32F107_MCUCONF
  29. /*
  30. * HAL driver system settings.
  31. */
  32. #define STM32_NO_INIT FALSE
  33. #define STM32_HSI_ENABLED TRUE
  34. #define STM32_LSI_ENABLED FALSE
  35. #define STM32_HSE_ENABLED TRUE
  36. #define STM32_LSE_ENABLED FALSE
  37. #define STM32_SW STM32_SW_PLL
  38. #define STM32_PLLSRC STM32_PLLSRC_PREDIV1
  39. #define STM32_PREDIV1SRC STM32_PREDIV1SRC_PLL2
  40. #define STM32_PREDIV1_VALUE 5
  41. #define STM32_PLLMUL_VALUE 9
  42. #define STM32_PREDIV2_VALUE 5
  43. #define STM32_PLL2MUL_VALUE 8
  44. #define STM32_PLL3MUL_VALUE 10
  45. #define STM32_HPRE STM32_HPRE_DIV1
  46. #define STM32_PPRE1 STM32_PPRE1_DIV2
  47. #define STM32_PPRE2 STM32_PPRE2_DIV2
  48. #define STM32_ADCPRE STM32_ADCPRE_DIV4
  49. #define STM32_OTG_CLOCK_REQUIRED TRUE
  50. #define STM32_OTGFSPRE STM32_OTGFSPRE_DIV3
  51. #define STM32_I2S_CLOCK_REQUIRED FALSE
  52. #define STM32_MCOSEL STM32_MCOSEL_PLL3
  53. #define STM32_RTCSEL STM32_RTCSEL_HSEDIV
  54. #define STM32_PVD_ENABLE FALSE
  55. #define STM32_PLS STM32_PLS_LEV0
  56. /*
  57. * IRQ system settings.
  58. */
  59. #define STM32_IRQ_EXTI0_PRIORITY 6
  60. #define STM32_IRQ_EXTI1_PRIORITY 6
  61. #define STM32_IRQ_EXTI2_PRIORITY 6
  62. #define STM32_IRQ_EXTI3_PRIORITY 6
  63. #define STM32_IRQ_EXTI4_PRIORITY 6
  64. #define STM32_IRQ_EXTI5_9_PRIORITY 6
  65. #define STM32_IRQ_EXTI10_15_PRIORITY 6
  66. #define STM32_IRQ_EXTI16_PRIORITY 6
  67. #define STM32_IRQ_EXTI17_PRIORITY 6
  68. #define STM32_IRQ_EXTI18_PRIORITY 6
  69. #define STM32_IRQ_EXTI19_PRIORITY 6
  70. /*
  71. * ADC driver system settings.
  72. */
  73. #define STM32_ADC_USE_ADC1 FALSE
  74. #define STM32_ADC_ADC1_DMA_PRIORITY 2
  75. #define STM32_ADC_ADC1_IRQ_PRIORITY 6
  76. /*
  77. * CAN driver system settings.
  78. */
  79. #define STM32_CAN_USE_CAN1 FALSE
  80. #define STM32_CAN_USE_CAN2 FALSE
  81. #define STM32_CAN_CAN1_IRQ_PRIORITY 11
  82. #define STM32_CAN_CAN2_IRQ_PRIORITY 11
  83. /*
  84. * GPT driver system settings.
  85. */
  86. #define STM32_GPT_USE_TIM1 FALSE
  87. #define STM32_GPT_USE_TIM2 FALSE
  88. #define STM32_GPT_USE_TIM3 FALSE
  89. #define STM32_GPT_USE_TIM4 FALSE
  90. #define STM32_GPT_USE_TIM5 FALSE
  91. #define STM32_GPT_USE_TIM8 FALSE
  92. #define STM32_GPT_TIM1_IRQ_PRIORITY 7
  93. #define STM32_GPT_TIM2_IRQ_PRIORITY 7
  94. #define STM32_GPT_TIM3_IRQ_PRIORITY 7
  95. #define STM32_GPT_TIM4_IRQ_PRIORITY 7
  96. #define STM32_GPT_TIM5_IRQ_PRIORITY 7
  97. #define STM32_GPT_TIM8_IRQ_PRIORITY 7
  98. /*
  99. * I2C driver system settings.
  100. */
  101. #define STM32_I2C_USE_I2C1 FALSE
  102. #define STM32_I2C_USE_I2C2 FALSE
  103. #define STM32_I2C_BUSY_TIMEOUT 50
  104. #define STM32_I2C_I2C1_IRQ_PRIORITY 5
  105. #define STM32_I2C_I2C2_IRQ_PRIORITY 5
  106. #define STM32_I2C_I2C1_DMA_PRIORITY 3
  107. #define STM32_I2C_I2C2_DMA_PRIORITY 3
  108. #define STM32_I2C_DMA_ERROR_HOOK(i2cp) osalSysHalt("DMA failure")
  109. /*
  110. * ICU driver system settings.
  111. */
  112. #define STM32_ICU_USE_TIM1 FALSE
  113. #define STM32_ICU_USE_TIM2 FALSE
  114. #define STM32_ICU_USE_TIM3 FALSE
  115. #define STM32_ICU_USE_TIM4 FALSE
  116. #define STM32_ICU_USE_TIM5 FALSE
  117. #define STM32_ICU_USE_TIM8 FALSE
  118. #define STM32_ICU_TIM1_IRQ_PRIORITY 7
  119. #define STM32_ICU_TIM2_IRQ_PRIORITY 7
  120. #define STM32_ICU_TIM3_IRQ_PRIORITY 7
  121. #define STM32_ICU_TIM4_IRQ_PRIORITY 7
  122. #define STM32_ICU_TIM5_IRQ_PRIORITY 7
  123. #define STM32_ICU_TIM8_IRQ_PRIORITY 7
  124. /*
  125. * PWM driver system settings.
  126. */
  127. #define STM32_PWM_USE_ADVANCED FALSE
  128. #define STM32_PWM_USE_TIM1 FALSE
  129. #define STM32_PWM_USE_TIM2 FALSE
  130. #define STM32_PWM_USE_TIM3 FALSE
  131. #define STM32_PWM_USE_TIM4 FALSE
  132. #define STM32_PWM_USE_TIM5 FALSE
  133. #define STM32_PWM_USE_TIM8 FALSE
  134. #define STM32_PWM_TIM1_IRQ_PRIORITY 7
  135. #define STM32_PWM_TIM2_IRQ_PRIORITY 7
  136. #define STM32_PWM_TIM3_IRQ_PRIORITY 7
  137. #define STM32_PWM_TIM4_IRQ_PRIORITY 7
  138. #define STM32_PWM_TIM5_IRQ_PRIORITY 7
  139. #define STM32_PWM_TIM8_IRQ_PRIORITY 7
  140. /*
  141. * RTC driver system settings.
  142. */
  143. #define STM32_RTC_IRQ_PRIORITY 15
  144. /*
  145. * SERIAL driver system settings.
  146. */
  147. #define STM32_SERIAL_USE_USART1 FALSE
  148. #define STM32_SERIAL_USE_USART2 FALSE
  149. #define STM32_SERIAL_USE_USART3 FALSE
  150. #define STM32_SERIAL_USE_UART4 FALSE
  151. #define STM32_SERIAL_USE_UART5 FALSE
  152. #define STM32_SERIAL_USART1_PRIORITY 12
  153. #define STM32_SERIAL_USART2_PRIORITY 12
  154. #define STM32_SERIAL_USART3_PRIORITY 12
  155. #define STM32_SERIAL_UART4_PRIORITY 12
  156. #define STM32_SERIAL_UART5_PRIORITY 12
  157. /*
  158. * SPI driver system settings.
  159. */
  160. #define STM32_SPI_USE_SPI1 FALSE
  161. #define STM32_SPI_USE_SPI2 FALSE
  162. #define STM32_SPI_USE_SPI3 FALSE
  163. #define STM32_SPI_SPI1_DMA_PRIORITY 1
  164. #define STM32_SPI_SPI2_DMA_PRIORITY 1
  165. #define STM32_SPI_SPI3_DMA_PRIORITY 1
  166. #define STM32_SPI_SPI1_IRQ_PRIORITY 10
  167. #define STM32_SPI_SPI2_IRQ_PRIORITY 10
  168. #define STM32_SPI_SPI3_IRQ_PRIORITY 10
  169. #define STM32_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DMA failure")
  170. /*
  171. * ST driver system settings.
  172. */
  173. #define STM32_ST_IRQ_PRIORITY 8
  174. #define STM32_ST_USE_TIMER 2
  175. /*
  176. * UART driver system settings.
  177. */
  178. #define STM32_UART_USE_USART1 FALSE
  179. #define STM32_UART_USE_USART2 FALSE
  180. #define STM32_UART_USE_USART3 FALSE
  181. #define STM32_UART_USART1_IRQ_PRIORITY 12
  182. #define STM32_UART_USART2_IRQ_PRIORITY 12
  183. #define STM32_UART_USART3_IRQ_PRIORITY 12
  184. #define STM32_UART_USART1_DMA_PRIORITY 0
  185. #define STM32_UART_USART2_DMA_PRIORITY 0
  186. #define STM32_UART_USART3_DMA_PRIORITY 0
  187. #define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
  188. /*
  189. * USB driver system settings.
  190. */
  191. #define STM32_USB_USE_OTG1 TRUE
  192. #define STM32_USB_OTG1_IRQ_PRIORITY 14
  193. #define STM32_USB_OTG1_RX_FIFO_SIZE 512
  194. #define STM32_USB_OTG_THREAD_PRIO LOWPRIO
  195. #define STM32_USB_OTG_THREAD_STACK_SIZE 128
  196. #define STM32_USB_OTGFIFO_FILL_BASEPRI 0
  197. /*
  198. * WDG driver system settings.
  199. */
  200. #define STM32_WDG_USE_IWDG FALSE
  201. #endif /* MCUCONF_H */