mcuconf.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274
  1. /*
  2. ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
  3. Licensed under the Apache License, Version 2.0 (the "License");
  4. you may not use this file except in compliance with the License.
  5. You may obtain a copy of the License at
  6. http://www.apache.org/licenses/LICENSE-2.0
  7. Unless required by applicable law or agreed to in writing, software
  8. distributed under the License is distributed on an "AS IS" BASIS,
  9. WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  10. See the License for the specific language governing permissions and
  11. limitations under the License.
  12. */
  13. #ifndef MCUCONF_H
  14. #define MCUCONF_H
  15. /*
  16. * STM32F4xx drivers configuration.
  17. * The following settings override the default settings present in
  18. * the various device driver implementation headers.
  19. * Note that the settings for each driver only have effect if the whole
  20. * driver is enabled in halconf.h.
  21. *
  22. * IRQ priorities:
  23. * 15...0 Lowest...Highest.
  24. *
  25. * DMA priorities:
  26. * 0...3 Lowest...Highest.
  27. */
  28. #define STM32F4xx_MCUCONF
  29. /*
  30. * HAL driver system settings.
  31. */
  32. #define STM32_NO_INIT FALSE
  33. #define STM32_HSI_ENABLED TRUE
  34. #define STM32_LSI_ENABLED TRUE
  35. #define STM32_HSE_ENABLED TRUE
  36. #define STM32_LSE_ENABLED FALSE
  37. #define STM32_CLOCK48_REQUIRED TRUE
  38. #define STM32_SW STM32_SW_PLL
  39. #define STM32_PLLSRC STM32_PLLSRC_HSE
  40. #define STM32_PLLM_VALUE 8
  41. #define STM32_PLLN_VALUE 384
  42. #define STM32_PLLP_VALUE 4
  43. #define STM32_PLLQ_VALUE 8
  44. #define STM32_PLLR_VALUE 4
  45. #define STM32_HPRE STM32_HPRE_DIV1
  46. #define STM32_PPRE1 STM32_PPRE1_DIV2
  47. #define STM32_PPRE2 STM32_PPRE2_DIV1
  48. #define STM32_RTCSEL STM32_RTCSEL_LSI
  49. #define STM32_RTCPRE_VALUE 8
  50. #define STM32_MCO1SEL STM32_MCO1SEL_HSI
  51. #define STM32_MCO1PRE STM32_MCO1PRE_DIV1
  52. #define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
  53. #define STM32_MCO2PRE STM32_MCO2PRE_DIV5
  54. #define STM32_PLLI2SSRC STM32_PLLI2SSRC_PLLSRC
  55. #define STM32_I2SCKIN_VALUE 0
  56. #define STM32_PLLI2SM_VALUE 8
  57. #define STM32_PLLI2SN_VALUE 192
  58. #define STM32_PLLI2SR_VALUE 4
  59. #define STM32_PLLI2SQ_VALUE 4
  60. #define STM32_PVD_ENABLE FALSE
  61. #define STM32_PLS STM32_PLS_LEV0
  62. #define STM32_BKPRAM_ENABLE FALSE
  63. /*
  64. * IRQ system settings.
  65. */
  66. #define STM32_IRQ_EXTI0_PRIORITY 6
  67. #define STM32_IRQ_EXTI1_PRIORITY 6
  68. #define STM32_IRQ_EXTI2_PRIORITY 6
  69. #define STM32_IRQ_EXTI3_PRIORITY 6
  70. #define STM32_IRQ_EXTI4_PRIORITY 6
  71. #define STM32_IRQ_EXTI5_9_PRIORITY 6
  72. #define STM32_IRQ_EXTI10_15_PRIORITY 6
  73. #define STM32_IRQ_EXTI16_PRIORITY 6
  74. #define STM32_IRQ_EXTI17_PRIORITY 15
  75. #define STM32_IRQ_EXTI18_PRIORITY 6
  76. #define STM32_IRQ_EXTI19_PRIORITY 6
  77. #define STM32_IRQ_EXTI20_PRIORITY 6
  78. #define STM32_IRQ_EXTI21_PRIORITY 15
  79. #define STM32_IRQ_EXTI22_PRIORITY 15
  80. /*
  81. * ADC driver system settings.
  82. */
  83. #define STM32_ADC_ADCPRE ADC_CCR_ADCPRE_DIV4
  84. #define STM32_ADC_USE_ADC1 FALSE
  85. #define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(2, 4)
  86. #define STM32_ADC_ADC1_DMA_PRIORITY 2
  87. #define STM32_ADC_IRQ_PRIORITY 6
  88. #define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6
  89. /*
  90. * GPT driver system settings.
  91. */
  92. #define STM32_GPT_USE_TIM1 FALSE
  93. #define STM32_GPT_USE_TIM2 FALSE
  94. #define STM32_GPT_USE_TIM3 FALSE
  95. #define STM32_GPT_USE_TIM4 FALSE
  96. #define STM32_GPT_USE_TIM5 FALSE
  97. #define STM32_GPT_USE_TIM9 FALSE
  98. #define STM32_GPT_USE_TIM11 FALSE
  99. #define STM32_GPT_TIM1_IRQ_PRIORITY 7
  100. #define STM32_GPT_TIM2_IRQ_PRIORITY 7
  101. #define STM32_GPT_TIM3_IRQ_PRIORITY 7
  102. #define STM32_GPT_TIM4_IRQ_PRIORITY 7
  103. #define STM32_GPT_TIM5_IRQ_PRIORITY 7
  104. #define STM32_GPT_TIM9_IRQ_PRIORITY 7
  105. #define STM32_GPT_TIM11_IRQ_PRIORITY 7
  106. /*
  107. * I2C driver system settings.
  108. */
  109. #define STM32_I2C_USE_I2C1 FALSE
  110. #define STM32_I2C_USE_I2C2 FALSE
  111. #define STM32_I2C_USE_I2C3 FALSE
  112. #define STM32_I2C_BUSY_TIMEOUT 50
  113. #define STM32_I2C_I2C1_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0)
  114. #define STM32_I2C_I2C1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
  115. #define STM32_I2C_I2C2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
  116. #define STM32_I2C_I2C2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
  117. #define STM32_I2C_I2C3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
  118. #define STM32_I2C_I2C3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
  119. #define STM32_I2C_I2C1_IRQ_PRIORITY 5
  120. #define STM32_I2C_I2C2_IRQ_PRIORITY 5
  121. #define STM32_I2C_I2C3_IRQ_PRIORITY 5
  122. #define STM32_I2C_I2C1_DMA_PRIORITY 3
  123. #define STM32_I2C_I2C2_DMA_PRIORITY 3
  124. #define STM32_I2C_I2C3_DMA_PRIORITY 3
  125. #define STM32_I2C_DMA_ERROR_HOOK(i2cp) osalSysHalt("DMA failure")
  126. /*
  127. * I2S driver system settings.
  128. */
  129. #define STM32_I2S_USE_SPI2 FALSE
  130. #define STM32_I2S_USE_SPI3 FALSE
  131. #define STM32_I2S_SPI2_IRQ_PRIORITY 10
  132. #define STM32_I2S_SPI3_IRQ_PRIORITY 10
  133. #define STM32_I2S_SPI2_DMA_PRIORITY 1
  134. #define STM32_I2S_SPI3_DMA_PRIORITY 1
  135. #define STM32_I2S_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
  136. #define STM32_I2S_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
  137. #define STM32_I2S_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0)
  138. #define STM32_I2S_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
  139. #define STM32_I2S_DMA_ERROR_HOOK(i2sp) osalSysHalt("DMA failure")
  140. /*
  141. * ICU driver system settings.
  142. */
  143. #define STM32_ICU_USE_TIM1 FALSE
  144. #define STM32_ICU_USE_TIM2 FALSE
  145. #define STM32_ICU_USE_TIM3 FALSE
  146. #define STM32_ICU_USE_TIM4 FALSE
  147. #define STM32_ICU_USE_TIM5 FALSE
  148. #define STM32_ICU_USE_TIM9 FALSE
  149. #define STM32_ICU_TIM1_IRQ_PRIORITY 7
  150. #define STM32_ICU_TIM2_IRQ_PRIORITY 7
  151. #define STM32_ICU_TIM3_IRQ_PRIORITY 7
  152. #define STM32_ICU_TIM4_IRQ_PRIORITY 7
  153. #define STM32_ICU_TIM5_IRQ_PRIORITY 7
  154. #define STM32_ICU_TIM9_IRQ_PRIORITY 7
  155. /*
  156. * PWM driver system settings.
  157. */
  158. #define STM32_PWM_USE_ADVANCED FALSE
  159. #define STM32_PWM_USE_TIM1 FALSE
  160. #define STM32_PWM_USE_TIM2 FALSE
  161. #define STM32_PWM_USE_TIM3 FALSE
  162. #define STM32_PWM_USE_TIM4 FALSE
  163. #define STM32_PWM_USE_TIM5 FALSE
  164. #define STM32_PWM_USE_TIM9 FALSE
  165. #define STM32_PWM_TIM1_IRQ_PRIORITY 7
  166. #define STM32_PWM_TIM2_IRQ_PRIORITY 7
  167. #define STM32_PWM_TIM3_IRQ_PRIORITY 7
  168. #define STM32_PWM_TIM4_IRQ_PRIORITY 7
  169. #define STM32_PWM_TIM5_IRQ_PRIORITY 7
  170. #define STM32_PWM_TIM9_IRQ_PRIORITY 7
  171. /*
  172. * SERIAL driver system settings.
  173. */
  174. #define STM32_SERIAL_USE_USART1 FALSE
  175. #define STM32_SERIAL_USE_USART2 FALSE
  176. #define STM32_SERIAL_USE_USART3 TRUE
  177. #define STM32_SERIAL_USE_USART6 FALSE
  178. #define STM32_SERIAL_USART1_PRIORITY 12
  179. #define STM32_SERIAL_USART2_PRIORITY 12
  180. #define STM32_SERIAL_USART3_PRIORITY 12
  181. #define STM32_SERIAL_USART6_PRIORITY 12
  182. /*
  183. * SPI driver system settings.
  184. */
  185. #define STM32_SPI_USE_SPI1 FALSE
  186. #define STM32_SPI_USE_SPI2 FALSE
  187. #define STM32_SPI_USE_SPI3 FALSE
  188. #define STM32_SPI_USE_SPI4 FALSE
  189. #define STM32_SPI_USE_SPI5 FALSE
  190. #define STM32_SPI_SPI1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 0)
  191. #define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 3)
  192. #define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
  193. #define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
  194. #define STM32_SPI_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0)
  195. #define STM32_SPI_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
  196. #define STM32_SPI_SPI4_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 4)
  197. #define STM32_SPI_SPI4_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 1)
  198. #define STM32_SPI_SPI5_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
  199. #define STM32_SPI_SPI5_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 6)
  200. #define STM32_SPI_SPI1_DMA_PRIORITY 1
  201. #define STM32_SPI_SPI2_DMA_PRIORITY 1
  202. #define STM32_SPI_SPI3_DMA_PRIORITY 1
  203. #define STM32_SPI_SPI4_DMA_PRIORITY 1
  204. #define STM32_SPI_SPI5_DMA_PRIORITY 1
  205. #define STM32_SPI_SPI1_IRQ_PRIORITY 10
  206. #define STM32_SPI_SPI2_IRQ_PRIORITY 10
  207. #define STM32_SPI_SPI3_IRQ_PRIORITY 10
  208. #define STM32_SPI_SPI4_IRQ_PRIORITY 10
  209. #define STM32_SPI_SPI5_IRQ_PRIORITY 10
  210. #define STM32_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DMA failure")
  211. /*
  212. * ST driver system settings.
  213. */
  214. #define STM32_ST_IRQ_PRIORITY 8
  215. #define STM32_ST_USE_TIMER 2
  216. /*
  217. * UART driver system settings.
  218. */
  219. #define STM32_UART_USE_USART1 FALSE
  220. #define STM32_UART_USE_USART2 FALSE
  221. #define STM32_UART_USE_USART3 FALSE
  222. #define STM32_UART_USE_USART6 FALSE
  223. #define STM32_UART_USART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
  224. #define STM32_UART_USART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
  225. #define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
  226. #define STM32_UART_USART2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
  227. #define STM32_UART_USART3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 1)
  228. #define STM32_UART_USART3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
  229. #define STM32_UART_USART6_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
  230. #define STM32_UART_USART6_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
  231. #define STM32_UART_USART1_IRQ_PRIORITY 12
  232. #define STM32_UART_USART2_IRQ_PRIORITY 12
  233. #define STM32_UART_USART3_IRQ_PRIORITY 12
  234. #define STM32_UART_USART6_IRQ_PRIORITY 12
  235. #define STM32_UART_USART1_DMA_PRIORITY 0
  236. #define STM32_UART_USART2_DMA_PRIORITY 0
  237. #define STM32_UART_USART3_DMA_PRIORITY 0
  238. #define STM32_UART_USART6_DMA_PRIORITY 0
  239. #define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
  240. /*
  241. * USB driver system settings.
  242. */
  243. #define STM32_USB_USE_OTG1 FALSE
  244. #define STM32_USB_OTG1_IRQ_PRIORITY 14
  245. #define STM32_USB_OTG1_RX_FIFO_SIZE 512
  246. #define STM32_USB_OTG_THREAD_PRIO LOWPRIO
  247. #define STM32_USB_OTG_THREAD_STACK_SIZE 128
  248. #define STM32_USB_OTGFIFO_FILL_BASEPRI 0
  249. /*
  250. * WDG driver system settings.
  251. */
  252. #define STM32_WDG_USE_IWDG FALSE
  253. #endif /* MCUCONF_H */