mcuconf.h 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241
  1. /*
  2. ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
  3. Licensed under the Apache License, Version 2.0 (the "License");
  4. you may not use this file except in compliance with the License.
  5. You may obtain a copy of the License at
  6. http://www.apache.org/licenses/LICENSE-2.0
  7. Unless required by applicable law or agreed to in writing, software
  8. distributed under the License is distributed on an "AS IS" BASIS,
  9. WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  10. See the License for the specific language governing permissions and
  11. limitations under the License.
  12. */
  13. #ifndef MCUCONF_H
  14. #define MCUCONF_H
  15. /*
  16. * STM32F37x drivers configuration.
  17. * The following settings override the default settings present in
  18. * the various device driver implementation headers.
  19. * Note that the settings for each driver only have effect if the whole
  20. * driver is enabled in halconf.h.
  21. *
  22. * IRQ priorities:
  23. * 15...0 Lowest...Highest.
  24. *
  25. * DMA priorities:
  26. * 0...3 Lowest...Highest.
  27. */
  28. #define STM32F37x_MCUCONF
  29. /*
  30. * HAL driver system settings.
  31. */
  32. #define STM32_NO_INIT FALSE
  33. #define STM32_PVD_ENABLE FALSE
  34. #define STM32_PLS STM32_PLS_LEV0
  35. #define STM32_HSI_ENABLED TRUE
  36. #define STM32_LSI_ENABLED TRUE
  37. #define STM32_HSE_ENABLED TRUE
  38. #define STM32_LSE_ENABLED FALSE
  39. #define STM32_SW STM32_SW_PLL
  40. #define STM32_PLLSRC STM32_PLLSRC_HSE
  41. #define STM32_PREDIV_VALUE 1
  42. #define STM32_PLLMUL_VALUE 9
  43. #define STM32_HPRE STM32_HPRE_DIV1
  44. #define STM32_PPRE1 STM32_PPRE1_DIV2
  45. #define STM32_PPRE2 STM32_PPRE2_DIV2
  46. #define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
  47. #define STM32_ADCPRE STM32_ADCPRE_DIV4
  48. #define STM32_SDPRE STM32_SDPRE_DIV12
  49. #define STM32_USART1SW STM32_USART1SW_PCLK
  50. #define STM32_USART2SW STM32_USART2SW_PCLK
  51. #define STM32_USART3SW STM32_USART3SW_PCLK
  52. #define STM32_I2C1SW STM32_I2C1SW_SYSCLK
  53. #define STM32_I2C2SW STM32_I2C2SW_SYSCLK
  54. #define STM32_RTCSEL STM32_RTCSEL_LSI
  55. #define STM32_USB_CLOCK_REQUIRED TRUE
  56. #define STM32_USBPRE STM32_USBPRE_DIV1P5
  57. /*
  58. * IRQ system settings.
  59. */
  60. #define STM32_IRQ_EXTI0_PRIORITY 6
  61. #define STM32_IRQ_EXTI1_PRIORITY 6
  62. #define STM32_IRQ_EXTI2_PRIORITY 6
  63. #define STM32_IRQ_EXTI3_PRIORITY 6
  64. #define STM32_IRQ_EXTI4_PRIORITY 6
  65. #define STM32_IRQ_EXTI5_9_PRIORITY 6
  66. #define STM32_IRQ_EXTI10_15_PRIORITY 6
  67. #define STM32_IRQ_EXTI16_PRIORITY 6
  68. #define STM32_IRQ_EXTI17_PRIORITY 6
  69. #define STM32_IRQ_EXTI18_PRIORITY 6
  70. #define STM32_IRQ_EXTI19_PRIORITY 6
  71. #define STM32_IRQ_EXTI20_PRIORITY 6
  72. #define STM32_IRQ_EXTI21_22_29_PRIORITY 6
  73. #define STM32_IRQ_EXTI30_32_PRIORITY 6
  74. #define STM32_IRQ_EXTI33_PRIORITY 6
  75. /*
  76. * ADC driver system settings.
  77. */
  78. #define STM32_ADC_USE_ADC1 FALSE
  79. #define STM32_ADC_USE_SDADC1 FALSE
  80. #define STM32_ADC_USE_SDADC2 FALSE
  81. #define STM32_ADC_USE_SDADC3 FALSE
  82. #define STM32_ADC_ADC1_DMA_PRIORITY 2
  83. #define STM32_ADC_SDADC1_DMA_PRIORITY 2
  84. #define STM32_ADC_SDADC2_DMA_PRIORITY 2
  85. #define STM32_ADC_SDADC3_DMA_PRIORITY 2
  86. #define STM32_ADC_ADC1_IRQ_PRIORITY 5
  87. #define STM32_ADC_SDADC1_IRQ_PRIORITY 5
  88. #define STM32_ADC_SDADC2_IRQ_PRIORITY 5
  89. #define STM32_ADC_SDADC3_IRQ_PRIORITY 5
  90. #define STM32_ADC_SDADC1_DMA_IRQ_PRIORITY 5
  91. #define STM32_ADC_SDADC2_DMA_IRQ_PRIORITY 5
  92. #define STM32_ADC_SDADC3_DMA_IRQ_PRIORITY 5
  93. /*
  94. * CAN driver system settings.
  95. */
  96. #define STM32_CAN_USE_CAN1 FALSE
  97. #define STM32_CAN_CAN1_IRQ_PRIORITY 11
  98. /*
  99. * DAC driver system settings.
  100. */
  101. #define STM32_DAC_DUAL_MODE FALSE
  102. #define STM32_DAC_USE_DAC1_CH1 TRUE
  103. #define STM32_DAC_USE_DAC1_CH2 TRUE
  104. #define STM32_DAC_USE_DAC2_CH1 TRUE
  105. #define STM32_DAC_DAC1_CH1_IRQ_PRIORITY 10
  106. #define STM32_DAC_DAC1_CH2_IRQ_PRIORITY 10
  107. #define STM32_DAC_DAC2_CH1_IRQ_PRIORITY 10
  108. #define STM32_DAC_DAC1_CH1_DMA_PRIORITY 2
  109. #define STM32_DAC_DAC1_CH2_DMA_PRIORITY 2
  110. #define STM32_DAC_DAC2_CH1_DMA_PRIORITY 2
  111. /*
  112. * GPT driver system settings.
  113. */
  114. #define STM32_GPT_USE_TIM2 FALSE
  115. #define STM32_GPT_USE_TIM3 TRUE
  116. #define STM32_GPT_USE_TIM4 TRUE
  117. #define STM32_GPT_USE_TIM5 TRUE
  118. #define STM32_GPT_USE_TIM6 TRUE
  119. #define STM32_GPT_USE_TIM7 TRUE
  120. #define STM32_GPT_USE_TIM12 TRUE
  121. #define STM32_GPT_USE_TIM14 TRUE
  122. #define STM32_GPT_TIM2_IRQ_PRIORITY 7
  123. #define STM32_GPT_TIM3_IRQ_PRIORITY 10
  124. #define STM32_GPT_TIM4_IRQ_PRIORITY 6
  125. #define STM32_GPT_TIM5_IRQ_PRIORITY 7
  126. #define STM32_GPT_TIM6_IRQ_PRIORITY 7
  127. #define STM32_GPT_TIM7_IRQ_PRIORITY 7
  128. #define STM32_GPT_TIM12_IRQ_PRIORITY 7
  129. #define STM32_GPT_TIM14_IRQ_PRIORITY 7
  130. /*
  131. * I2C driver system settings.
  132. */
  133. #define STM32_I2C_USE_I2C1 FALSE
  134. #define STM32_I2C_USE_I2C2 FALSE
  135. #define STM32_I2C_BUSY_TIMEOUT 50
  136. #define STM32_I2C_I2C1_IRQ_PRIORITY 10
  137. #define STM32_I2C_I2C2_IRQ_PRIORITY 10
  138. #define STM32_I2C_USE_DMA TRUE
  139. #define STM32_I2C_I2C1_DMA_PRIORITY 1
  140. #define STM32_I2C_I2C2_DMA_PRIORITY 1
  141. #define STM32_I2C_DMA_ERROR_HOOK(i2cp) osalSysHalt("DMA failure")
  142. /*
  143. * ICU driver system settings.
  144. */
  145. #define STM32_ICU_USE_TIM2 FALSE
  146. #define STM32_ICU_USE_TIM3 FALSE
  147. #define STM32_ICU_USE_TIM4 FALSE
  148. #define STM32_ICU_USE_TIM5 FALSE
  149. #define STM32_ICU_TIM2_IRQ_PRIORITY 7
  150. #define STM32_ICU_TIM3_IRQ_PRIORITY 7
  151. #define STM32_ICU_TIM4_IRQ_PRIORITY 7
  152. #define STM32_ICU_TIM5_IRQ_PRIORITY 7
  153. /*
  154. * PWM driver system settings.
  155. */
  156. #define STM32_PWM_USE_TIM2 FALSE
  157. #define STM32_PWM_USE_TIM3 FALSE
  158. #define STM32_PWM_USE_TIM4 FALSE
  159. #define STM32_PWM_USE_TIM5 FALSE
  160. #define STM32_PWM_TIM2_IRQ_PRIORITY 7
  161. #define STM32_PWM_TIM3_IRQ_PRIORITY 7
  162. #define STM32_PWM_TIM4_IRQ_PRIORITY 7
  163. #define STM32_PWM_TIM5_IRQ_PRIORITY 7
  164. /*
  165. * SERIAL driver system settings.
  166. */
  167. #define STM32_SERIAL_USE_USART1 FALSE
  168. #define STM32_SERIAL_USE_USART2 TRUE
  169. #define STM32_SERIAL_USE_USART3 FALSE
  170. #define STM32_SERIAL_USE_UART4 FALSE
  171. #define STM32_SERIAL_USE_UART5 FALSE
  172. #define STM32_SERIAL_USART1_PRIORITY 12
  173. #define STM32_SERIAL_USART2_PRIORITY 12
  174. #define STM32_SERIAL_USART3_PRIORITY 12
  175. #define STM32_SERIAL_UART4_PRIORITY 12
  176. #define STM32_SERIAL_UART5_PRIORITY 12
  177. /*
  178. * SPI driver system settings.
  179. */
  180. #define STM32_SPI_USE_SPI1 FALSE
  181. #define STM32_SPI_USE_SPI2 FALSE
  182. #define STM32_SPI_USE_SPI3 FALSE
  183. #define STM32_SPI_SPI1_DMA_PRIORITY 1
  184. #define STM32_SPI_SPI2_DMA_PRIORITY 1
  185. #define STM32_SPI_SPI3_DMA_PRIORITY 1
  186. #define STM32_SPI_SPI1_IRQ_PRIORITY 10
  187. #define STM32_SPI_SPI2_IRQ_PRIORITY 10
  188. #define STM32_SPI_SPI3_IRQ_PRIORITY 10
  189. #define STM32_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DMA failure")
  190. /*
  191. * ST driver system settings.
  192. */
  193. #define STM32_ST_IRQ_PRIORITY 8
  194. #define STM32_ST_USE_TIMER 2
  195. /*
  196. * UART driver system settings.
  197. */
  198. #define STM32_UART_USE_USART1 FALSE
  199. #define STM32_UART_USE_USART2 FALSE
  200. #define STM32_UART_USE_USART3 FALSE
  201. #define STM32_UART_USART1_IRQ_PRIORITY 12
  202. #define STM32_UART_USART2_IRQ_PRIORITY 12
  203. #define STM32_UART_USART3_IRQ_PRIORITY 12
  204. #define STM32_UART_USART1_DMA_PRIORITY 0
  205. #define STM32_UART_USART2_DMA_PRIORITY 0
  206. #define STM32_UART_USART3_DMA_PRIORITY 0
  207. #define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
  208. /*
  209. * USB driver system settings.
  210. */
  211. #define STM32_USB_USE_USB1 FALSE
  212. #define STM32_USB_LOW_POWER_ON_SUSPEND FALSE
  213. #define STM32_USB_USB1_HP_IRQ_PRIORITY 13
  214. #define STM32_USB_USB1_LP_IRQ_PRIORITY 14
  215. /*
  216. * WDG driver system settings.
  217. */
  218. #define STM32_WDG_USE_IWDG FALSE
  219. #endif /* MCUCONF_H */