12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505 |
- /*
- ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
- Licensed under the Apache License, Version 2.0 (the "License");
- you may not use this file except in compliance with the License.
- You may obtain a copy of the License at
- http://www.apache.org/licenses/LICENSE-2.0
- Unless required by applicable law or agreed to in writing, software
- distributed under the License is distributed on an "AS IS" BASIS,
- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- See the License for the specific language governing permissions and
- limitations under the License.
- */
- /*
- * This file has been automatically generated using ChibiStudio board
- * generator plugin. Do not edit manually.
- */
- #ifndef BOARD_H
- #define BOARD_H
- /*===========================================================================*/
- /* Driver constants. */
- /*===========================================================================*/
- /*
- * Setup for STMicroelectronics STM32 Nucleo64-L476RG board.
- */
- /*
- * Board identifier.
- */
- #define BOARD_ST_NUCLEO64_L476RG
- #define BOARD_NAME "STMicroelectronics STM32 Nucleo64-L476RG"
- /*
- * Board oscillators-related settings.
- */
- #if !defined(STM32_LSECLK)
- #define STM32_LSECLK 32768U
- #endif
- #define STM32_LSEDRV (3U << 3U)
- #if !defined(STM32_HSECLK)
- #define STM32_HSECLK 8000000U
- #endif
- #define STM32_HSE_BYPASS
- /*
- * Board voltages.
- * Required for performance limits calculation.
- */
- #define STM32_VDD 300U
- /*
- * MCU type as defined in the ST header.
- */
- #define STM32L476xx
- /*
- * IO pins assignments.
- */
- #define GPIOA_ARD_A0 0U
- #define GPIOA_ACD12_IN5 0U
- #define GPIOA_ARD_A1 1U
- #define GPIOA_ACD12_IN6 1U
- #define GPIOA_ARD_D1 2U
- #define GPIOA_USART2_TX 2U
- #define GPIOA_ARD_D0 3U
- #define GPIOA_USART2_RX 3U
- #define GPIOA_ARD_A2 4U
- #define GPIOA_ACD12_IN9 4U
- #define GPIOA_ARD_D13 5U
- #define GPIOA_LED_GREEN 5U
- #define GPIOA_ARD_D12 6U
- #define GPIOA_ARD_D11 7U
- #define GPIOA_ARD_D7 8U
- #define GPIOA_ARD_D8 9U
- #define GPIOA_ARD_D2 10U
- #define GPIOA_PIN11 11U
- #define GPIOA_PIN12 12U
- #define GPIOA_SWDIO 13U
- #define GPIOA_SWCLK 14U
- #define GPIOA_PIN15 15U
- #define GPIOB_ARD_A3 0U
- #define GPIOB_ACD12_IN15 0U
- #define GPIOB_PIN1 1U
- #define GPIOB_PIN2 2U
- #define GPIOB_ARD_D3 3U
- #define GPIOB_SWO 3U
- #define GPIOB_ARD_D5 4U
- #define GPIOB_ARD_D4 5U
- #define GPIOB_ARD_D10 6U
- #define GPIOB_PIN7 7U
- #define GPIOB_ARD_D15 8U
- #define GPIOB_ARD_D14 9U
- #define GPIOB_ARD_D6 10U
- #define GPIOB_PIN11 11U
- #define GPIOB_PIN12 12U
- #define GPIOB_PIN13 13U
- #define GPIOB_PIN14 14U
- #define GPIOB_PIN15 15U
- #define GPIOC_ARD_A5 0U
- #define GPIOC_ACD123_IN1 0U
- #define GPIOC_ARD_A4 1U
- #define GPIOC_ACD123_IN2 1U
- #define GPIOC_PIN2 2U
- #define GPIOC_PIN3 3U
- #define GPIOC_PIN4 4U
- #define GPIOC_PIN5 5U
- #define GPIOC_PIN6 6U
- #define GPIOC_ARD_D9 7U
- #define GPIOC_PIN8 8U
- #define GPIOC_PIN9 9U
- #define GPIOC_PIN10 10U
- #define GPIOC_PIN11 11U
- #define GPIOC_PIN12 12U
- #define GPIOC_BUTTON 13U
- #define GPIOC_OSC32_IN 14U
- #define GPIOC_OSC32_OUT 15U
- #define GPIOD_PIN0 0U
- #define GPIOD_PIN1 1U
- #define GPIOD_PIN2 2U
- #define GPIOD_PIN3 3U
- #define GPIOD_PIN4 4U
- #define GPIOD_PIN5 5U
- #define GPIOD_PIN6 6U
- #define GPIOD_PIN7 7U
- #define GPIOD_PIN8 8U
- #define GPIOD_PIN9 9U
- #define GPIOD_PIN10 10U
- #define GPIOD_PIN11 11U
- #define GPIOD_PIN12 12U
- #define GPIOD_PIN13 13U
- #define GPIOD_PIN14 14U
- #define GPIOD_PIN15 15U
- #define GPIOE_PIN0 0U
- #define GPIOE_PIN1 1U
- #define GPIOE_PIN2 2U
- #define GPIOE_PIN3 3U
- #define GPIOE_PIN4 4U
- #define GPIOE_PIN5 5U
- #define GPIOE_PIN6 6U
- #define GPIOE_PIN7 7U
- #define GPIOE_PIN8 8U
- #define GPIOE_PIN9 9U
- #define GPIOE_PIN10 10U
- #define GPIOE_PIN11 11U
- #define GPIOE_PIN12 12U
- #define GPIOE_PIN13 13U
- #define GPIOE_PIN14 14U
- #define GPIOE_PIN15 15U
- #define GPIOF_PIN0 0U
- #define GPIOF_PIN1 1U
- #define GPIOF_PIN2 2U
- #define GPIOF_PIN3 3U
- #define GPIOF_PIN4 4U
- #define GPIOF_PIN5 5U
- #define GPIOF_PIN6 6U
- #define GPIOF_PIN7 7U
- #define GPIOF_PIN8 8U
- #define GPIOF_PIN9 9U
- #define GPIOF_PIN10 10U
- #define GPIOF_PIN11 11U
- #define GPIOF_PIN12 12U
- #define GPIOF_PIN13 13U
- #define GPIOF_PIN14 14U
- #define GPIOF_PIN15 15U
- #define GPIOG_PIN0 0U
- #define GPIOG_PIN1 1U
- #define GPIOG_PIN2 2U
- #define GPIOG_PIN3 3U
- #define GPIOG_PIN4 4U
- #define GPIOG_PIN5 5U
- #define GPIOG_PIN6 6U
- #define GPIOG_PIN7 7U
- #define GPIOG_PIN8 8U
- #define GPIOG_PIN9 9U
- #define GPIOG_PIN10 10U
- #define GPIOG_PIN11 11U
- #define GPIOG_PIN12 12U
- #define GPIOG_PIN13 13U
- #define GPIOG_PIN14 14U
- #define GPIOG_PIN15 15U
- #define GPIOH_OSC_IN 0U
- #define GPIOH_OSC_OUT 1U
- #define GPIOH_PIN2 2U
- #define GPIOH_PIN3 3U
- #define GPIOH_PIN4 4U
- #define GPIOH_PIN5 5U
- #define GPIOH_PIN6 6U
- #define GPIOH_PIN7 7U
- #define GPIOH_PIN8 8U
- #define GPIOH_PIN9 9U
- #define GPIOH_PIN10 10U
- #define GPIOH_PIN11 11U
- #define GPIOH_PIN12 12U
- #define GPIOH_PIN13 13U
- #define GPIOH_PIN14 14U
- #define GPIOH_PIN15 15U
- /*
- * IO lines assignments.
- */
- #define LINE_ARD_A0 PAL_LINE(GPIOA, 0U)
- #define LINE_ACD12_IN5 PAL_LINE(GPIOA, 0U)
- #define LINE_ARD_A1 PAL_LINE(GPIOA, 1U)
- #define LINE_ACD12_IN6 PAL_LINE(GPIOA, 1U)
- #define LINE_ARD_D1 PAL_LINE(GPIOA, 2U)
- #define LINE_USART2_TX PAL_LINE(GPIOA, 2U)
- #define LINE_ARD_D0 PAL_LINE(GPIOA, 3U)
- #define LINE_USART2_RX PAL_LINE(GPIOA, 3U)
- #define LINE_ARD_A2 PAL_LINE(GPIOA, 4U)
- #define LINE_ACD12_IN9 PAL_LINE(GPIOA, 4U)
- #define LINE_ARD_D13 PAL_LINE(GPIOA, 5U)
- #define LINE_LED_GREEN PAL_LINE(GPIOA, 5U)
- #define LINE_ARD_D12 PAL_LINE(GPIOA, 6U)
- #define LINE_ARD_D11 PAL_LINE(GPIOA, 7U)
- #define LINE_ARD_D7 PAL_LINE(GPIOA, 8U)
- #define LINE_ARD_D8 PAL_LINE(GPIOA, 9U)
- #define LINE_ARD_D2 PAL_LINE(GPIOA, 10U)
- #define LINE_SWDIO PAL_LINE(GPIOA, 13U)
- #define LINE_SWCLK PAL_LINE(GPIOA, 14U)
- #define LINE_ARD_A3 PAL_LINE(GPIOB, 0U)
- #define LINE_ACD12_IN15 PAL_LINE(GPIOB, 0U)
- #define LINE_ARD_D3 PAL_LINE(GPIOB, 3U)
- #define LINE_SWO PAL_LINE(GPIOB, 3U)
- #define LINE_ARD_D5 PAL_LINE(GPIOB, 4U)
- #define LINE_ARD_D4 PAL_LINE(GPIOB, 5U)
- #define LINE_ARD_D10 PAL_LINE(GPIOB, 6U)
- #define LINE_ARD_D15 PAL_LINE(GPIOB, 8U)
- #define LINE_ARD_D14 PAL_LINE(GPIOB, 9U)
- #define LINE_ARD_D6 PAL_LINE(GPIOB, 10U)
- #define LINE_ARD_A5 PAL_LINE(GPIOC, 0U)
- #define LINE_ACD123_IN1 PAL_LINE(GPIOC, 0U)
- #define LINE_ARD_A4 PAL_LINE(GPIOC, 1U)
- #define LINE_ACD123_IN2 PAL_LINE(GPIOC, 1U)
- #define LINE_ARD_D9 PAL_LINE(GPIOC, 7U)
- #define LINE_BUTTON PAL_LINE(GPIOC, 13U)
- #define LINE_OSC32_IN PAL_LINE(GPIOC, 14U)
- #define LINE_OSC32_OUT PAL_LINE(GPIOC, 15U)
- #define LINE_OSC_IN PAL_LINE(GPIOH, 0U)
- #define LINE_OSC_OUT PAL_LINE(GPIOH, 1U)
- /*===========================================================================*/
- /* Driver pre-compile time settings. */
- /*===========================================================================*/
- /*===========================================================================*/
- /* Derived constants and error checks. */
- /*===========================================================================*/
- /*===========================================================================*/
- /* Driver data structures and types. */
- /*===========================================================================*/
- /*===========================================================================*/
- /* Driver macros. */
- /*===========================================================================*/
- /*
- * I/O ports initial setup, this configuration is established soon after reset
- * in the initialization code.
- * Please refer to the STM32 Reference Manual for details.
- */
- #define PIN_MODE_INPUT(n) (0U << ((n) * 2U))
- #define PIN_MODE_OUTPUT(n) (1U << ((n) * 2U))
- #define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U))
- #define PIN_MODE_ANALOG(n) (3U << ((n) * 2U))
- #define PIN_ODR_LOW(n) (0U << (n))
- #define PIN_ODR_HIGH(n) (1U << (n))
- #define PIN_OTYPE_PUSHPULL(n) (0U << (n))
- #define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
- #define PIN_OSPEED_VERYLOW(n) (0U << ((n) * 2U))
- #define PIN_OSPEED_LOW(n) (1U << ((n) * 2U))
- #define PIN_OSPEED_MEDIUM(n) (2U << ((n) * 2U))
- #define PIN_OSPEED_HIGH(n) (3U << ((n) * 2U))
- #define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U))
- #define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U))
- #define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U))
- #define PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U))
- #define PIN_ASCR_DISABLED(n) (0U << (n))
- #define PIN_ASCR_ENABLED(n) (1U << (n))
- #define PIN_LOCKR_DISABLED(n) (0U << (n))
- #define PIN_LOCKR_ENABLED(n) (1U << (n))
- /*
- * GPIOA setup:
- *
- * PA0 - ARD_A0 ACD12_IN5 (analog).
- * PA1 - ARD_A1 ACD12_IN6 (analog).
- * PA2 - ARD_D1 USART2_TX (alternate 7).
- * PA3 - ARD_D0 USART2_RX (alternate 7).
- * PA4 - ARD_A2 ACD12_IN9 (analog).
- * PA5 - ARD_D13 LED_GREEN (output pushpull maximum).
- * PA6 - ARD_D12 (analog).
- * PA7 - ARD_D11 (analog).
- * PA8 - ARD_D7 (analog).
- * PA9 - ARD_D8 (analog).
- * PA10 - ARD_D2 (analog).
- * PA11 - PIN11 (analog).
- * PA12 - PIN12 (analog).
- * PA13 - SWDIO (alternate 0).
- * PA14 - SWCLK (alternate 0).
- * PA15 - PIN15 (analog).
- */
- #define VAL_GPIOA_MODER (PIN_MODE_ANALOG(GPIOA_ARD_A0) | \
- PIN_MODE_ANALOG(GPIOA_ARD_A1) | \
- PIN_MODE_ALTERNATE(GPIOA_ARD_D1) | \
- PIN_MODE_ALTERNATE(GPIOA_ARD_D0) | \
- PIN_MODE_ANALOG(GPIOA_ARD_A2) | \
- PIN_MODE_OUTPUT(GPIOA_ARD_D13) | \
- PIN_MODE_ANALOG(GPIOA_ARD_D12) | \
- PIN_MODE_ANALOG(GPIOA_ARD_D11) | \
- PIN_MODE_ANALOG(GPIOA_ARD_D7) | \
- PIN_MODE_ANALOG(GPIOA_ARD_D8) | \
- PIN_MODE_ANALOG(GPIOA_ARD_D2) | \
- PIN_MODE_ANALOG(GPIOA_PIN11) | \
- PIN_MODE_ANALOG(GPIOA_PIN12) | \
- PIN_MODE_ALTERNATE(GPIOA_SWDIO) | \
- PIN_MODE_ALTERNATE(GPIOA_SWCLK) | \
- PIN_MODE_ANALOG(GPIOA_PIN15))
- #define VAL_GPIOA_OTYPER (PIN_OTYPE_PUSHPULL(GPIOA_ARD_A0) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_A1) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D1) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D0) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_A2) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D13) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D12) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D11) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D7) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D8) | \
- PIN_OTYPE_PUSHPULL(GPIOA_ARD_D2) | \
- PIN_OTYPE_PUSHPULL(GPIOA_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOA_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOA_SWDIO) | \
- PIN_OTYPE_PUSHPULL(GPIOA_SWCLK) | \
- PIN_OTYPE_PUSHPULL(GPIOA_PIN15))
- #define VAL_GPIOA_OSPEEDR (PIN_OSPEED_HIGH(GPIOA_ARD_A0) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_A1) | \
- PIN_OSPEED_MEDIUM(GPIOA_ARD_D1) | \
- PIN_OSPEED_MEDIUM(GPIOA_ARD_D0) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_A2) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D13) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D12) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D11) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D7) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D8) | \
- PIN_OSPEED_HIGH(GPIOA_ARD_D2) | \
- PIN_OSPEED_HIGH(GPIOA_PIN11) | \
- PIN_OSPEED_HIGH(GPIOA_PIN12) | \
- PIN_OSPEED_HIGH(GPIOA_SWDIO) | \
- PIN_OSPEED_HIGH(GPIOA_SWCLK) | \
- PIN_OSPEED_HIGH(GPIOA_PIN15))
- #define VAL_GPIOA_PUPDR (PIN_PUPDR_FLOATING(GPIOA_ARD_A0) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_A1) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D1) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D0) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_A2) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D13) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D12) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D11) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D7) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D8) | \
- PIN_PUPDR_FLOATING(GPIOA_ARD_D2) | \
- PIN_PUPDR_FLOATING(GPIOA_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOA_PIN12) | \
- PIN_PUPDR_PULLUP(GPIOA_SWDIO) | \
- PIN_PUPDR_PULLDOWN(GPIOA_SWCLK) | \
- PIN_PUPDR_FLOATING(GPIOA_PIN15))
- #define VAL_GPIOA_ODR (PIN_ODR_HIGH(GPIOA_ARD_A0) | \
- PIN_ODR_HIGH(GPIOA_ARD_A1) | \
- PIN_ODR_HIGH(GPIOA_ARD_D1) | \
- PIN_ODR_HIGH(GPIOA_ARD_D0) | \
- PIN_ODR_HIGH(GPIOA_ARD_A2) | \
- PIN_ODR_LOW(GPIOA_ARD_D13) | \
- PIN_ODR_HIGH(GPIOA_ARD_D12) | \
- PIN_ODR_HIGH(GPIOA_ARD_D11) | \
- PIN_ODR_HIGH(GPIOA_ARD_D7) | \
- PIN_ODR_HIGH(GPIOA_ARD_D8) | \
- PIN_ODR_HIGH(GPIOA_ARD_D2) | \
- PIN_ODR_HIGH(GPIOA_PIN11) | \
- PIN_ODR_HIGH(GPIOA_PIN12) | \
- PIN_ODR_HIGH(GPIOA_SWDIO) | \
- PIN_ODR_HIGH(GPIOA_SWCLK) | \
- PIN_ODR_HIGH(GPIOA_PIN15))
- #define VAL_GPIOA_AFRL (PIN_AFIO_AF(GPIOA_ARD_A0, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_A1, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D1, 7U) | \
- PIN_AFIO_AF(GPIOA_ARD_D0, 7U) | \
- PIN_AFIO_AF(GPIOA_ARD_A2, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D13, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D12, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D11, 0U))
- #define VAL_GPIOA_AFRH (PIN_AFIO_AF(GPIOA_ARD_D7, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D8, 0U) | \
- PIN_AFIO_AF(GPIOA_ARD_D2, 0U) | \
- PIN_AFIO_AF(GPIOA_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOA_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOA_SWDIO, 0U) | \
- PIN_AFIO_AF(GPIOA_SWCLK, 0U) | \
- PIN_AFIO_AF(GPIOA_PIN15, 0U))
- #define VAL_GPIOA_ASCR (PIN_ASCR_DISABLED(GPIOA_ARD_A0) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_A1) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D1) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D0) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_A2) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D13) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D12) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D11) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D7) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D8) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_D2) | \
- PIN_ASCR_DISABLED(GPIOA_PIN11) | \
- PIN_ASCR_DISABLED(GPIOA_PIN12) | \
- PIN_ASCR_DISABLED(GPIOA_SWDIO) | \
- PIN_ASCR_DISABLED(GPIOA_SWCLK) | \
- PIN_ASCR_DISABLED(GPIOA_PIN15))
- #define VAL_GPIOA_LOCKR (PIN_LOCKR_DISABLED(GPIOA_ARD_A0) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_A1) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D1) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D0) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_A2) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D13) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D12) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D11) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D7) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D8) | \
- PIN_LOCKR_DISABLED(GPIOA_ARD_D2) | \
- PIN_LOCKR_DISABLED(GPIOA_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOA_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOA_SWDIO) | \
- PIN_LOCKR_DISABLED(GPIOA_SWCLK) | \
- PIN_LOCKR_DISABLED(GPIOA_PIN15))
- /*
- * GPIOB setup:
- *
- * PB0 - ARD_A3 ACD12_IN15 (analog).
- * PB1 - PIN1 (analog).
- * PB2 - PIN2 (analog).
- * PB3 - ARD_D3 SWO (analog).
- * PB4 - ARD_D5 (analog).
- * PB5 - ARD_D4 (analog).
- * PB6 - ARD_D10 (analog).
- * PB7 - PIN7 (analog).
- * PB8 - ARD_D15 (analog).
- * PB9 - ARD_D14 (analog).
- * PB10 - ARD_D6 (analog).
- * PB11 - PIN11 (analog).
- * PB12 - PIN12 (analog).
- * PB13 - PIN13 (analog).
- * PB14 - PIN14 (analog).
- * PB15 - PIN15 (analog).
- */
- #define VAL_GPIOB_MODER (PIN_MODE_ANALOG(GPIOB_ARD_A3) | \
- PIN_MODE_ANALOG(GPIOB_PIN1) | \
- PIN_MODE_ANALOG(GPIOB_PIN2) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D3) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D5) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D4) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D10) | \
- PIN_MODE_ANALOG(GPIOB_PIN7) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D15) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D14) | \
- PIN_MODE_ANALOG(GPIOB_ARD_D6) | \
- PIN_MODE_ANALOG(GPIOB_PIN11) | \
- PIN_MODE_ANALOG(GPIOB_PIN12) | \
- PIN_MODE_ANALOG(GPIOB_PIN13) | \
- PIN_MODE_ANALOG(GPIOB_PIN14) | \
- PIN_MODE_ANALOG(GPIOB_PIN15))
- #define VAL_GPIOB_OTYPER (PIN_OTYPE_PUSHPULL(GPIOB_ARD_A3) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN1) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D3) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D5) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D4) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D10) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D15) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D14) | \
- PIN_OTYPE_PUSHPULL(GPIOB_ARD_D6) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOB_PIN15))
- #define VAL_GPIOB_OSPEEDR (PIN_OSPEED_HIGH(GPIOB_ARD_A3) | \
- PIN_OSPEED_HIGH(GPIOB_PIN1) | \
- PIN_OSPEED_HIGH(GPIOB_PIN2) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D3) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D5) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D4) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D10) | \
- PIN_OSPEED_HIGH(GPIOB_PIN7) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D15) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D14) | \
- PIN_OSPEED_HIGH(GPIOB_ARD_D6) | \
- PIN_OSPEED_HIGH(GPIOB_PIN11) | \
- PIN_OSPEED_HIGH(GPIOB_PIN12) | \
- PIN_OSPEED_HIGH(GPIOB_PIN13) | \
- PIN_OSPEED_HIGH(GPIOB_PIN14) | \
- PIN_OSPEED_HIGH(GPIOB_PIN15))
- #define VAL_GPIOB_PUPDR (PIN_PUPDR_FLOATING(GPIOB_ARD_A3) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN1) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D3) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D5) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D4) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D10) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D15) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D14) | \
- PIN_PUPDR_FLOATING(GPIOB_ARD_D6) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOB_PIN15))
- #define VAL_GPIOB_ODR (PIN_ODR_HIGH(GPIOB_ARD_A3) | \
- PIN_ODR_HIGH(GPIOB_PIN1) | \
- PIN_ODR_HIGH(GPIOB_PIN2) | \
- PIN_ODR_HIGH(GPIOB_ARD_D3) | \
- PIN_ODR_HIGH(GPIOB_ARD_D5) | \
- PIN_ODR_HIGH(GPIOB_ARD_D4) | \
- PIN_ODR_HIGH(GPIOB_ARD_D10) | \
- PIN_ODR_HIGH(GPIOB_PIN7) | \
- PIN_ODR_HIGH(GPIOB_ARD_D15) | \
- PIN_ODR_HIGH(GPIOB_ARD_D14) | \
- PIN_ODR_HIGH(GPIOB_ARD_D6) | \
- PIN_ODR_HIGH(GPIOB_PIN11) | \
- PIN_ODR_HIGH(GPIOB_PIN12) | \
- PIN_ODR_HIGH(GPIOB_PIN13) | \
- PIN_ODR_HIGH(GPIOB_PIN14) | \
- PIN_ODR_HIGH(GPIOB_PIN15))
- #define VAL_GPIOB_AFRL (PIN_AFIO_AF(GPIOB_ARD_A3, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN1, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D3, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D5, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D4, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D10, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN7, 0U))
- #define VAL_GPIOB_AFRH (PIN_AFIO_AF(GPIOB_ARD_D15, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D14, 0U) | \
- PIN_AFIO_AF(GPIOB_ARD_D6, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOB_PIN15, 0U))
- #define VAL_GPIOB_ASCR (PIN_ASCR_DISABLED(GPIOB_ARD_A3) | \
- PIN_ASCR_DISABLED(GPIOB_PIN1) | \
- PIN_ASCR_DISABLED(GPIOB_PIN2) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D3) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D5) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D4) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D10) | \
- PIN_ASCR_DISABLED(GPIOB_PIN7) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D15) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D14) | \
- PIN_ASCR_DISABLED(GPIOB_ARD_D6) | \
- PIN_ASCR_DISABLED(GPIOB_PIN11) | \
- PIN_ASCR_DISABLED(GPIOB_PIN12) | \
- PIN_ASCR_DISABLED(GPIOB_PIN13) | \
- PIN_ASCR_DISABLED(GPIOB_PIN14) | \
- PIN_ASCR_DISABLED(GPIOB_PIN15))
- #define VAL_GPIOB_LOCKR (PIN_LOCKR_DISABLED(GPIOB_ARD_A3) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN1) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D3) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D5) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D4) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D10) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D15) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D14) | \
- PIN_LOCKR_DISABLED(GPIOB_ARD_D6) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOB_PIN15))
- /*
- * GPIOC setup:
- *
- * PC0 - ARD_A5 ACD123_IN1 (analog).
- * PC1 - ARD_A4 ACD123_IN2 (analog).
- * PC2 - PIN2 (analog).
- * PC3 - PIN3 (analog).
- * PC4 - PIN4 (analog).
- * PC5 - PIN5 (analog).
- * PC6 - PIN6 (analog).
- * PC7 - ARD_D9 (analog).
- * PC8 - PIN8 (analog).
- * PC9 - PIN9 (analog).
- * PC10 - PIN10 (analog).
- * PC11 - PIN11 (analog).
- * PC12 - PIN12 (analog).
- * PC13 - BUTTON (input floating).
- * PC14 - OSC32_IN (input floating).
- * PC15 - OSC32_OUT (input floating).
- */
- #define VAL_GPIOC_MODER (PIN_MODE_ANALOG(GPIOC_ARD_A5) | \
- PIN_MODE_ANALOG(GPIOC_ARD_A4) | \
- PIN_MODE_ANALOG(GPIOC_PIN2) | \
- PIN_MODE_ANALOG(GPIOC_PIN3) | \
- PIN_MODE_ANALOG(GPIOC_PIN4) | \
- PIN_MODE_ANALOG(GPIOC_PIN5) | \
- PIN_MODE_ANALOG(GPIOC_PIN6) | \
- PIN_MODE_ANALOG(GPIOC_ARD_D9) | \
- PIN_MODE_ANALOG(GPIOC_PIN8) | \
- PIN_MODE_ANALOG(GPIOC_PIN9) | \
- PIN_MODE_ANALOG(GPIOC_PIN10) | \
- PIN_MODE_ANALOG(GPIOC_PIN11) | \
- PIN_MODE_ANALOG(GPIOC_PIN12) | \
- PIN_MODE_INPUT(GPIOC_BUTTON) | \
- PIN_MODE_INPUT(GPIOC_OSC32_IN) | \
- PIN_MODE_INPUT(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_OTYPER (PIN_OTYPE_PUSHPULL(GPIOC_ARD_A5) | \
- PIN_OTYPE_PUSHPULL(GPIOC_ARD_A4) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOC_ARD_D9) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOC_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOC_BUTTON) | \
- PIN_OTYPE_PUSHPULL(GPIOC_OSC32_IN) | \
- PIN_OTYPE_PUSHPULL(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_OSPEEDR (PIN_OSPEED_HIGH(GPIOC_ARD_A5) | \
- PIN_OSPEED_HIGH(GPIOC_ARD_A4) | \
- PIN_OSPEED_HIGH(GPIOC_PIN2) | \
- PIN_OSPEED_HIGH(GPIOC_PIN3) | \
- PIN_OSPEED_HIGH(GPIOC_PIN4) | \
- PIN_OSPEED_HIGH(GPIOC_PIN5) | \
- PIN_OSPEED_HIGH(GPIOC_PIN6) | \
- PIN_OSPEED_HIGH(GPIOC_ARD_D9) | \
- PIN_OSPEED_HIGH(GPIOC_PIN8) | \
- PIN_OSPEED_HIGH(GPIOC_PIN9) | \
- PIN_OSPEED_HIGH(GPIOC_PIN10) | \
- PIN_OSPEED_HIGH(GPIOC_PIN11) | \
- PIN_OSPEED_HIGH(GPIOC_PIN12) | \
- PIN_OSPEED_HIGH(GPIOC_BUTTON) | \
- PIN_OSPEED_HIGH(GPIOC_OSC32_IN) | \
- PIN_OSPEED_HIGH(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_PUPDR (PIN_PUPDR_FLOATING(GPIOC_ARD_A5) | \
- PIN_PUPDR_FLOATING(GPIOC_ARD_A4) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOC_ARD_D9) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOC_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOC_BUTTON) | \
- PIN_PUPDR_FLOATING(GPIOC_OSC32_IN) | \
- PIN_PUPDR_FLOATING(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_ODR (PIN_ODR_HIGH(GPIOC_ARD_A5) | \
- PIN_ODR_HIGH(GPIOC_ARD_A4) | \
- PIN_ODR_HIGH(GPIOC_PIN2) | \
- PIN_ODR_HIGH(GPIOC_PIN3) | \
- PIN_ODR_HIGH(GPIOC_PIN4) | \
- PIN_ODR_HIGH(GPIOC_PIN5) | \
- PIN_ODR_HIGH(GPIOC_PIN6) | \
- PIN_ODR_HIGH(GPIOC_ARD_D9) | \
- PIN_ODR_HIGH(GPIOC_PIN8) | \
- PIN_ODR_HIGH(GPIOC_PIN9) | \
- PIN_ODR_HIGH(GPIOC_PIN10) | \
- PIN_ODR_HIGH(GPIOC_PIN11) | \
- PIN_ODR_HIGH(GPIOC_PIN12) | \
- PIN_ODR_HIGH(GPIOC_BUTTON) | \
- PIN_ODR_HIGH(GPIOC_OSC32_IN) | \
- PIN_ODR_HIGH(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_AFRL (PIN_AFIO_AF(GPIOC_ARD_A5, 0U) | \
- PIN_AFIO_AF(GPIOC_ARD_A4, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOC_ARD_D9, 0U))
- #define VAL_GPIOC_AFRH (PIN_AFIO_AF(GPIOC_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOC_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOC_BUTTON, 0U) | \
- PIN_AFIO_AF(GPIOC_OSC32_IN, 0U) | \
- PIN_AFIO_AF(GPIOC_OSC32_OUT, 0U))
- #define VAL_GPIOC_ASCR (PIN_ASCR_DISABLED(GPIOC_ARD_A5) | \
- PIN_ASCR_DISABLED(GPIOC_ARD_A4) | \
- PIN_ASCR_DISABLED(GPIOC_PIN2) | \
- PIN_ASCR_DISABLED(GPIOC_PIN3) | \
- PIN_ASCR_DISABLED(GPIOC_PIN4) | \
- PIN_ASCR_DISABLED(GPIOC_PIN5) | \
- PIN_ASCR_DISABLED(GPIOC_PIN6) | \
- PIN_ASCR_DISABLED(GPIOC_ARD_D9) | \
- PIN_ASCR_DISABLED(GPIOC_PIN8) | \
- PIN_ASCR_DISABLED(GPIOC_PIN9) | \
- PIN_ASCR_DISABLED(GPIOC_PIN10) | \
- PIN_ASCR_DISABLED(GPIOC_PIN11) | \
- PIN_ASCR_DISABLED(GPIOC_PIN12) | \
- PIN_ASCR_DISABLED(GPIOC_BUTTON) | \
- PIN_ASCR_DISABLED(GPIOC_OSC32_IN) | \
- PIN_ASCR_DISABLED(GPIOC_OSC32_OUT))
- #define VAL_GPIOC_LOCKR (PIN_LOCKR_DISABLED(GPIOC_ARD_A5) | \
- PIN_LOCKR_DISABLED(GPIOC_ARD_A4) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOC_ARD_D9) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOC_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOC_BUTTON) | \
- PIN_LOCKR_DISABLED(GPIOC_OSC32_IN) | \
- PIN_LOCKR_DISABLED(GPIOC_OSC32_OUT))
- /*
- * GPIOD setup:
- *
- * PD0 - PIN0 (analog).
- * PD1 - PIN1 (analog).
- * PD2 - PIN2 (analog).
- * PD3 - PIN3 (analog).
- * PD4 - PIN4 (analog).
- * PD5 - PIN5 (analog).
- * PD6 - PIN6 (analog).
- * PD7 - PIN7 (analog).
- * PD8 - PIN8 (analog).
- * PD9 - PIN9 (analog).
- * PD10 - PIN10 (analog).
- * PD11 - PIN11 (analog).
- * PD12 - PIN12 (analog).
- * PD13 - PIN13 (analog).
- * PD14 - PIN14 (analog).
- * PD15 - PIN15 (analog).
- */
- #define VAL_GPIOD_MODER (PIN_MODE_ANALOG(GPIOD_PIN0) | \
- PIN_MODE_ANALOG(GPIOD_PIN1) | \
- PIN_MODE_ANALOG(GPIOD_PIN2) | \
- PIN_MODE_ANALOG(GPIOD_PIN3) | \
- PIN_MODE_ANALOG(GPIOD_PIN4) | \
- PIN_MODE_ANALOG(GPIOD_PIN5) | \
- PIN_MODE_ANALOG(GPIOD_PIN6) | \
- PIN_MODE_ANALOG(GPIOD_PIN7) | \
- PIN_MODE_ANALOG(GPIOD_PIN8) | \
- PIN_MODE_ANALOG(GPIOD_PIN9) | \
- PIN_MODE_ANALOG(GPIOD_PIN10) | \
- PIN_MODE_ANALOG(GPIOD_PIN11) | \
- PIN_MODE_ANALOG(GPIOD_PIN12) | \
- PIN_MODE_ANALOG(GPIOD_PIN13) | \
- PIN_MODE_ANALOG(GPIOD_PIN14) | \
- PIN_MODE_ANALOG(GPIOD_PIN15))
- #define VAL_GPIOD_OTYPER (PIN_OTYPE_PUSHPULL(GPIOD_PIN0) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN1) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOD_PIN15))
- #define VAL_GPIOD_OSPEEDR (PIN_OSPEED_HIGH(GPIOD_PIN0) | \
- PIN_OSPEED_HIGH(GPIOD_PIN1) | \
- PIN_OSPEED_HIGH(GPIOD_PIN2) | \
- PIN_OSPEED_HIGH(GPIOD_PIN3) | \
- PIN_OSPEED_HIGH(GPIOD_PIN4) | \
- PIN_OSPEED_HIGH(GPIOD_PIN5) | \
- PIN_OSPEED_HIGH(GPIOD_PIN6) | \
- PIN_OSPEED_HIGH(GPIOD_PIN7) | \
- PIN_OSPEED_HIGH(GPIOD_PIN8) | \
- PIN_OSPEED_HIGH(GPIOD_PIN9) | \
- PIN_OSPEED_HIGH(GPIOD_PIN10) | \
- PIN_OSPEED_HIGH(GPIOD_PIN11) | \
- PIN_OSPEED_HIGH(GPIOD_PIN12) | \
- PIN_OSPEED_HIGH(GPIOD_PIN13) | \
- PIN_OSPEED_HIGH(GPIOD_PIN14) | \
- PIN_OSPEED_HIGH(GPIOD_PIN15))
- #define VAL_GPIOD_PUPDR (PIN_PUPDR_FLOATING(GPIOD_PIN0) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN1) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOD_PIN15))
- #define VAL_GPIOD_ODR (PIN_ODR_HIGH(GPIOD_PIN0) | \
- PIN_ODR_HIGH(GPIOD_PIN1) | \
- PIN_ODR_HIGH(GPIOD_PIN2) | \
- PIN_ODR_HIGH(GPIOD_PIN3) | \
- PIN_ODR_HIGH(GPIOD_PIN4) | \
- PIN_ODR_HIGH(GPIOD_PIN5) | \
- PIN_ODR_HIGH(GPIOD_PIN6) | \
- PIN_ODR_HIGH(GPIOD_PIN7) | \
- PIN_ODR_HIGH(GPIOD_PIN8) | \
- PIN_ODR_HIGH(GPIOD_PIN9) | \
- PIN_ODR_HIGH(GPIOD_PIN10) | \
- PIN_ODR_HIGH(GPIOD_PIN11) | \
- PIN_ODR_HIGH(GPIOD_PIN12) | \
- PIN_ODR_HIGH(GPIOD_PIN13) | \
- PIN_ODR_HIGH(GPIOD_PIN14) | \
- PIN_ODR_HIGH(GPIOD_PIN15))
- #define VAL_GPIOD_AFRL (PIN_AFIO_AF(GPIOD_PIN0, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN1, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN7, 0U))
- #define VAL_GPIOD_AFRH (PIN_AFIO_AF(GPIOD_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOD_PIN15, 0U))
- #define VAL_GPIOD_ASCR (PIN_ASCR_DISABLED(GPIOD_PIN0) | \
- PIN_ASCR_DISABLED(GPIOD_PIN1) | \
- PIN_ASCR_DISABLED(GPIOD_PIN2) | \
- PIN_ASCR_DISABLED(GPIOD_PIN3) | \
- PIN_ASCR_DISABLED(GPIOD_PIN4) | \
- PIN_ASCR_DISABLED(GPIOD_PIN5) | \
- PIN_ASCR_DISABLED(GPIOD_PIN6) | \
- PIN_ASCR_DISABLED(GPIOD_PIN7) | \
- PIN_ASCR_DISABLED(GPIOD_PIN8) | \
- PIN_ASCR_DISABLED(GPIOD_PIN9) | \
- PIN_ASCR_DISABLED(GPIOD_PIN10) | \
- PIN_ASCR_DISABLED(GPIOD_PIN11) | \
- PIN_ASCR_DISABLED(GPIOD_PIN12) | \
- PIN_ASCR_DISABLED(GPIOD_PIN13) | \
- PIN_ASCR_DISABLED(GPIOD_PIN14) | \
- PIN_ASCR_DISABLED(GPIOD_PIN15))
- #define VAL_GPIOD_LOCKR (PIN_LOCKR_DISABLED(GPIOD_PIN0) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN1) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOD_PIN15))
- /*
- * GPIOE setup:
- *
- * PE0 - PIN0 (analog).
- * PE1 - PIN1 (analog).
- * PE2 - PIN2 (analog).
- * PE3 - PIN3 (analog).
- * PE4 - PIN4 (analog).
- * PE5 - PIN5 (analog).
- * PE6 - PIN6 (analog).
- * PE7 - PIN7 (analog).
- * PE8 - PIN8 (analog).
- * PE9 - PIN9 (analog).
- * PE10 - PIN10 (analog).
- * PE11 - PIN11 (analog).
- * PE12 - PIN12 (analog).
- * PE13 - PIN13 (analog).
- * PE14 - PIN14 (analog).
- * PE15 - PIN15 (analog).
- */
- #define VAL_GPIOE_MODER (PIN_MODE_ANALOG(GPIOE_PIN0) | \
- PIN_MODE_ANALOG(GPIOE_PIN1) | \
- PIN_MODE_ANALOG(GPIOE_PIN2) | \
- PIN_MODE_ANALOG(GPIOE_PIN3) | \
- PIN_MODE_ANALOG(GPIOE_PIN4) | \
- PIN_MODE_ANALOG(GPIOE_PIN5) | \
- PIN_MODE_ANALOG(GPIOE_PIN6) | \
- PIN_MODE_ANALOG(GPIOE_PIN7) | \
- PIN_MODE_ANALOG(GPIOE_PIN8) | \
- PIN_MODE_ANALOG(GPIOE_PIN9) | \
- PIN_MODE_ANALOG(GPIOE_PIN10) | \
- PIN_MODE_ANALOG(GPIOE_PIN11) | \
- PIN_MODE_ANALOG(GPIOE_PIN12) | \
- PIN_MODE_ANALOG(GPIOE_PIN13) | \
- PIN_MODE_ANALOG(GPIOE_PIN14) | \
- PIN_MODE_ANALOG(GPIOE_PIN15))
- #define VAL_GPIOE_OTYPER (PIN_OTYPE_PUSHPULL(GPIOE_PIN0) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN1) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOE_PIN15))
- #define VAL_GPIOE_OSPEEDR (PIN_OSPEED_HIGH(GPIOE_PIN0) | \
- PIN_OSPEED_HIGH(GPIOE_PIN1) | \
- PIN_OSPEED_HIGH(GPIOE_PIN2) | \
- PIN_OSPEED_HIGH(GPIOE_PIN3) | \
- PIN_OSPEED_HIGH(GPIOE_PIN4) | \
- PIN_OSPEED_HIGH(GPIOE_PIN5) | \
- PIN_OSPEED_HIGH(GPIOE_PIN6) | \
- PIN_OSPEED_HIGH(GPIOE_PIN7) | \
- PIN_OSPEED_HIGH(GPIOE_PIN8) | \
- PIN_OSPEED_HIGH(GPIOE_PIN9) | \
- PIN_OSPEED_HIGH(GPIOE_PIN10) | \
- PIN_OSPEED_HIGH(GPIOE_PIN11) | \
- PIN_OSPEED_HIGH(GPIOE_PIN12) | \
- PIN_OSPEED_HIGH(GPIOE_PIN13) | \
- PIN_OSPEED_HIGH(GPIOE_PIN14) | \
- PIN_OSPEED_HIGH(GPIOE_PIN15))
- #define VAL_GPIOE_PUPDR (PIN_PUPDR_FLOATING(GPIOE_PIN0) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN1) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOE_PIN15))
- #define VAL_GPIOE_ODR (PIN_ODR_HIGH(GPIOE_PIN0) | \
- PIN_ODR_HIGH(GPIOE_PIN1) | \
- PIN_ODR_HIGH(GPIOE_PIN2) | \
- PIN_ODR_HIGH(GPIOE_PIN3) | \
- PIN_ODR_HIGH(GPIOE_PIN4) | \
- PIN_ODR_HIGH(GPIOE_PIN5) | \
- PIN_ODR_HIGH(GPIOE_PIN6) | \
- PIN_ODR_HIGH(GPIOE_PIN7) | \
- PIN_ODR_HIGH(GPIOE_PIN8) | \
- PIN_ODR_HIGH(GPIOE_PIN9) | \
- PIN_ODR_HIGH(GPIOE_PIN10) | \
- PIN_ODR_HIGH(GPIOE_PIN11) | \
- PIN_ODR_HIGH(GPIOE_PIN12) | \
- PIN_ODR_HIGH(GPIOE_PIN13) | \
- PIN_ODR_HIGH(GPIOE_PIN14) | \
- PIN_ODR_HIGH(GPIOE_PIN15))
- #define VAL_GPIOE_AFRL (PIN_AFIO_AF(GPIOE_PIN0, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN1, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN7, 0U))
- #define VAL_GPIOE_AFRH (PIN_AFIO_AF(GPIOE_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOE_PIN15, 0U))
- #define VAL_GPIOE_ASCR (PIN_ASCR_DISABLED(GPIOE_PIN0) | \
- PIN_ASCR_DISABLED(GPIOE_PIN1) | \
- PIN_ASCR_DISABLED(GPIOE_PIN2) | \
- PIN_ASCR_DISABLED(GPIOE_PIN3) | \
- PIN_ASCR_DISABLED(GPIOE_PIN4) | \
- PIN_ASCR_DISABLED(GPIOE_PIN5) | \
- PIN_ASCR_DISABLED(GPIOE_PIN6) | \
- PIN_ASCR_DISABLED(GPIOE_PIN7) | \
- PIN_ASCR_DISABLED(GPIOE_PIN8) | \
- PIN_ASCR_DISABLED(GPIOE_PIN9) | \
- PIN_ASCR_DISABLED(GPIOE_PIN10) | \
- PIN_ASCR_DISABLED(GPIOE_PIN11) | \
- PIN_ASCR_DISABLED(GPIOE_PIN12) | \
- PIN_ASCR_DISABLED(GPIOE_PIN13) | \
- PIN_ASCR_DISABLED(GPIOE_PIN14) | \
- PIN_ASCR_DISABLED(GPIOE_PIN15))
- #define VAL_GPIOE_LOCKR (PIN_LOCKR_DISABLED(GPIOE_PIN0) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN1) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOE_PIN15))
- /*
- * GPIOF setup:
- *
- * PF0 - PIN0 (analog).
- * PF1 - PIN1 (analog).
- * PF2 - PIN2 (analog).
- * PF3 - PIN3 (analog).
- * PF4 - PIN4 (analog).
- * PF5 - PIN5 (analog).
- * PF6 - PIN6 (analog).
- * PF7 - PIN7 (analog).
- * PF8 - PIN8 (analog).
- * PF9 - PIN9 (analog).
- * PF10 - PIN10 (analog).
- * PF11 - PIN11 (analog).
- * PF12 - PIN12 (analog).
- * PF13 - PIN13 (analog).
- * PF14 - PIN14 (analog).
- * PF15 - PIN15 (analog).
- */
- #define VAL_GPIOF_MODER (PIN_MODE_ANALOG(GPIOF_PIN0) | \
- PIN_MODE_ANALOG(GPIOF_PIN1) | \
- PIN_MODE_ANALOG(GPIOF_PIN2) | \
- PIN_MODE_ANALOG(GPIOF_PIN3) | \
- PIN_MODE_ANALOG(GPIOF_PIN4) | \
- PIN_MODE_ANALOG(GPIOF_PIN5) | \
- PIN_MODE_ANALOG(GPIOF_PIN6) | \
- PIN_MODE_ANALOG(GPIOF_PIN7) | \
- PIN_MODE_ANALOG(GPIOF_PIN8) | \
- PIN_MODE_ANALOG(GPIOF_PIN9) | \
- PIN_MODE_ANALOG(GPIOF_PIN10) | \
- PIN_MODE_ANALOG(GPIOF_PIN11) | \
- PIN_MODE_ANALOG(GPIOF_PIN12) | \
- PIN_MODE_ANALOG(GPIOF_PIN13) | \
- PIN_MODE_ANALOG(GPIOF_PIN14) | \
- PIN_MODE_ANALOG(GPIOF_PIN15))
- #define VAL_GPIOF_OTYPER (PIN_OTYPE_PUSHPULL(GPIOF_PIN0) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN1) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOF_PIN15))
- #define VAL_GPIOF_OSPEEDR (PIN_OSPEED_HIGH(GPIOF_PIN0) | \
- PIN_OSPEED_HIGH(GPIOF_PIN1) | \
- PIN_OSPEED_HIGH(GPIOF_PIN2) | \
- PIN_OSPEED_HIGH(GPIOF_PIN3) | \
- PIN_OSPEED_HIGH(GPIOF_PIN4) | \
- PIN_OSPEED_HIGH(GPIOF_PIN5) | \
- PIN_OSPEED_HIGH(GPIOF_PIN6) | \
- PIN_OSPEED_HIGH(GPIOF_PIN7) | \
- PIN_OSPEED_HIGH(GPIOF_PIN8) | \
- PIN_OSPEED_HIGH(GPIOF_PIN9) | \
- PIN_OSPEED_HIGH(GPIOF_PIN10) | \
- PIN_OSPEED_HIGH(GPIOF_PIN11) | \
- PIN_OSPEED_HIGH(GPIOF_PIN12) | \
- PIN_OSPEED_HIGH(GPIOF_PIN13) | \
- PIN_OSPEED_HIGH(GPIOF_PIN14) | \
- PIN_OSPEED_HIGH(GPIOF_PIN15))
- #define VAL_GPIOF_PUPDR (PIN_PUPDR_FLOATING(GPIOF_PIN0) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN1) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOF_PIN15))
- #define VAL_GPIOF_ODR (PIN_ODR_HIGH(GPIOF_PIN0) | \
- PIN_ODR_HIGH(GPIOF_PIN1) | \
- PIN_ODR_HIGH(GPIOF_PIN2) | \
- PIN_ODR_HIGH(GPIOF_PIN3) | \
- PIN_ODR_HIGH(GPIOF_PIN4) | \
- PIN_ODR_HIGH(GPIOF_PIN5) | \
- PIN_ODR_HIGH(GPIOF_PIN6) | \
- PIN_ODR_HIGH(GPIOF_PIN7) | \
- PIN_ODR_HIGH(GPIOF_PIN8) | \
- PIN_ODR_HIGH(GPIOF_PIN9) | \
- PIN_ODR_HIGH(GPIOF_PIN10) | \
- PIN_ODR_HIGH(GPIOF_PIN11) | \
- PIN_ODR_HIGH(GPIOF_PIN12) | \
- PIN_ODR_HIGH(GPIOF_PIN13) | \
- PIN_ODR_HIGH(GPIOF_PIN14) | \
- PIN_ODR_HIGH(GPIOF_PIN15))
- #define VAL_GPIOF_AFRL (PIN_AFIO_AF(GPIOF_PIN0, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN1, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN7, 0U))
- #define VAL_GPIOF_AFRH (PIN_AFIO_AF(GPIOF_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOF_PIN15, 0U))
- #define VAL_GPIOF_ASCR (PIN_ASCR_DISABLED(GPIOF_PIN0) | \
- PIN_ASCR_DISABLED(GPIOF_PIN1) | \
- PIN_ASCR_DISABLED(GPIOF_PIN2) | \
- PIN_ASCR_DISABLED(GPIOF_PIN3) | \
- PIN_ASCR_DISABLED(GPIOF_PIN4) | \
- PIN_ASCR_DISABLED(GPIOF_PIN5) | \
- PIN_ASCR_DISABLED(GPIOF_PIN6) | \
- PIN_ASCR_DISABLED(GPIOF_PIN7) | \
- PIN_ASCR_DISABLED(GPIOF_PIN8) | \
- PIN_ASCR_DISABLED(GPIOF_PIN9) | \
- PIN_ASCR_DISABLED(GPIOF_PIN10) | \
- PIN_ASCR_DISABLED(GPIOF_PIN11) | \
- PIN_ASCR_DISABLED(GPIOF_PIN12) | \
- PIN_ASCR_DISABLED(GPIOF_PIN13) | \
- PIN_ASCR_DISABLED(GPIOF_PIN14) | \
- PIN_ASCR_DISABLED(GPIOF_PIN15))
- #define VAL_GPIOF_LOCKR (PIN_LOCKR_DISABLED(GPIOF_PIN0) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN1) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOF_PIN15))
- /*
- * GPIOG setup:
- *
- * PG0 - PIN0 (analog).
- * PG1 - PIN1 (analog).
- * PG2 - PIN2 (analog).
- * PG3 - PIN3 (analog).
- * PG4 - PIN4 (analog).
- * PG5 - PIN5 (analog).
- * PG6 - PIN6 (analog).
- * PG7 - PIN7 (analog).
- * PG8 - PIN8 (analog).
- * PG9 - PIN9 (analog).
- * PG10 - PIN10 (analog).
- * PG11 - PIN11 (analog).
- * PG12 - PIN12 (analog).
- * PG13 - PIN13 (analog).
- * PG14 - PIN14 (analog).
- * PG15 - PIN15 (analog).
- */
- #define VAL_GPIOG_MODER (PIN_MODE_ANALOG(GPIOG_PIN0) | \
- PIN_MODE_ANALOG(GPIOG_PIN1) | \
- PIN_MODE_ANALOG(GPIOG_PIN2) | \
- PIN_MODE_ANALOG(GPIOG_PIN3) | \
- PIN_MODE_ANALOG(GPIOG_PIN4) | \
- PIN_MODE_ANALOG(GPIOG_PIN5) | \
- PIN_MODE_ANALOG(GPIOG_PIN6) | \
- PIN_MODE_ANALOG(GPIOG_PIN7) | \
- PIN_MODE_ANALOG(GPIOG_PIN8) | \
- PIN_MODE_ANALOG(GPIOG_PIN9) | \
- PIN_MODE_ANALOG(GPIOG_PIN10) | \
- PIN_MODE_ANALOG(GPIOG_PIN11) | \
- PIN_MODE_ANALOG(GPIOG_PIN12) | \
- PIN_MODE_ANALOG(GPIOG_PIN13) | \
- PIN_MODE_ANALOG(GPIOG_PIN14) | \
- PIN_MODE_ANALOG(GPIOG_PIN15))
- #define VAL_GPIOG_OTYPER (PIN_OTYPE_PUSHPULL(GPIOG_PIN0) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN1) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOG_PIN15))
- #define VAL_GPIOG_OSPEEDR (PIN_OSPEED_VERYLOW(GPIOG_PIN0) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN1) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN2) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN3) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN4) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN5) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN6) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN7) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN8) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN9) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN10) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN11) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN12) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN13) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN14) | \
- PIN_OSPEED_VERYLOW(GPIOG_PIN15))
- #define VAL_GPIOG_PUPDR (PIN_PUPDR_FLOATING(GPIOG_PIN0) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN1) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOG_PIN15))
- #define VAL_GPIOG_ODR (PIN_ODR_HIGH(GPIOG_PIN0) | \
- PIN_ODR_HIGH(GPIOG_PIN1) | \
- PIN_ODR_HIGH(GPIOG_PIN2) | \
- PIN_ODR_HIGH(GPIOG_PIN3) | \
- PIN_ODR_HIGH(GPIOG_PIN4) | \
- PIN_ODR_HIGH(GPIOG_PIN5) | \
- PIN_ODR_HIGH(GPIOG_PIN6) | \
- PIN_ODR_HIGH(GPIOG_PIN7) | \
- PIN_ODR_HIGH(GPIOG_PIN8) | \
- PIN_ODR_HIGH(GPIOG_PIN9) | \
- PIN_ODR_HIGH(GPIOG_PIN10) | \
- PIN_ODR_HIGH(GPIOG_PIN11) | \
- PIN_ODR_HIGH(GPIOG_PIN12) | \
- PIN_ODR_HIGH(GPIOG_PIN13) | \
- PIN_ODR_HIGH(GPIOG_PIN14) | \
- PIN_ODR_HIGH(GPIOG_PIN15))
- #define VAL_GPIOG_AFRL (PIN_AFIO_AF(GPIOG_PIN0, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN1, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN7, 0U))
- #define VAL_GPIOG_AFRH (PIN_AFIO_AF(GPIOG_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOG_PIN15, 0U))
- #define VAL_GPIOG_ASCR (PIN_ASCR_DISABLED(GPIOG_PIN0) | \
- PIN_ASCR_DISABLED(GPIOG_PIN1) | \
- PIN_ASCR_DISABLED(GPIOG_PIN2) | \
- PIN_ASCR_DISABLED(GPIOG_PIN3) | \
- PIN_ASCR_DISABLED(GPIOG_PIN4) | \
- PIN_ASCR_DISABLED(GPIOG_PIN5) | \
- PIN_ASCR_DISABLED(GPIOG_PIN6) | \
- PIN_ASCR_DISABLED(GPIOG_PIN7) | \
- PIN_ASCR_DISABLED(GPIOG_PIN8) | \
- PIN_ASCR_DISABLED(GPIOG_PIN9) | \
- PIN_ASCR_DISABLED(GPIOG_PIN10) | \
- PIN_ASCR_DISABLED(GPIOG_PIN11) | \
- PIN_ASCR_DISABLED(GPIOG_PIN12) | \
- PIN_ASCR_DISABLED(GPIOG_PIN13) | \
- PIN_ASCR_DISABLED(GPIOG_PIN14) | \
- PIN_ASCR_DISABLED(GPIOG_PIN15))
- #define VAL_GPIOG_LOCKR (PIN_LOCKR_DISABLED(GPIOG_PIN0) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN1) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOG_PIN15))
- /*
- * GPIOH setup:
- *
- * PH0 - OSC_IN (input floating).
- * PH1 - OSC_OUT (input floating).
- * PH2 - PIN2 (analog).
- * PH3 - PIN3 (analog).
- * PH4 - PIN4 (analog).
- * PH5 - PIN5 (analog).
- * PH6 - PIN6 (analog).
- * PH7 - PIN7 (analog).
- * PH8 - PIN8 (analog).
- * PH9 - PIN9 (analog).
- * PH10 - PIN10 (analog).
- * PH11 - PIN11 (analog).
- * PH12 - PIN12 (analog).
- * PH13 - PIN13 (analog).
- * PH14 - PIN14 (analog).
- * PH15 - PIN15 (analog).
- */
- #define VAL_GPIOH_MODER (PIN_MODE_INPUT(GPIOH_OSC_IN) | \
- PIN_MODE_INPUT(GPIOH_OSC_OUT) | \
- PIN_MODE_ANALOG(GPIOH_PIN2) | \
- PIN_MODE_ANALOG(GPIOH_PIN3) | \
- PIN_MODE_ANALOG(GPIOH_PIN4) | \
- PIN_MODE_ANALOG(GPIOH_PIN5) | \
- PIN_MODE_ANALOG(GPIOH_PIN6) | \
- PIN_MODE_ANALOG(GPIOH_PIN7) | \
- PIN_MODE_ANALOG(GPIOH_PIN8) | \
- PIN_MODE_ANALOG(GPIOH_PIN9) | \
- PIN_MODE_ANALOG(GPIOH_PIN10) | \
- PIN_MODE_ANALOG(GPIOH_PIN11) | \
- PIN_MODE_ANALOG(GPIOH_PIN12) | \
- PIN_MODE_ANALOG(GPIOH_PIN13) | \
- PIN_MODE_ANALOG(GPIOH_PIN14) | \
- PIN_MODE_ANALOG(GPIOH_PIN15))
- #define VAL_GPIOH_OTYPER (PIN_OTYPE_PUSHPULL(GPIOH_OSC_IN) | \
- PIN_OTYPE_PUSHPULL(GPIOH_OSC_OUT) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN2) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN3) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN4) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN5) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN6) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN7) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN8) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN9) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN10) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN11) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN12) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN13) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN14) | \
- PIN_OTYPE_PUSHPULL(GPIOH_PIN15))
- #define VAL_GPIOH_OSPEEDR (PIN_OSPEED_HIGH(GPIOH_OSC_IN) | \
- PIN_OSPEED_HIGH(GPIOH_OSC_OUT) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN2) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN3) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN4) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN5) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN6) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN7) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN8) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN9) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN10) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN11) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN12) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN13) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN14) | \
- PIN_OSPEED_VERYLOW(GPIOH_PIN15))
- #define VAL_GPIOH_PUPDR (PIN_PUPDR_FLOATING(GPIOH_OSC_IN) | \
- PIN_PUPDR_FLOATING(GPIOH_OSC_OUT) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN2) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN3) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN4) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN5) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN6) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN7) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN8) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN9) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN10) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN11) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN12) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN13) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN14) | \
- PIN_PUPDR_FLOATING(GPIOH_PIN15))
- #define VAL_GPIOH_ODR (PIN_ODR_HIGH(GPIOH_OSC_IN) | \
- PIN_ODR_HIGH(GPIOH_OSC_OUT) | \
- PIN_ODR_HIGH(GPIOH_PIN2) | \
- PIN_ODR_HIGH(GPIOH_PIN3) | \
- PIN_ODR_HIGH(GPIOH_PIN4) | \
- PIN_ODR_HIGH(GPIOH_PIN5) | \
- PIN_ODR_HIGH(GPIOH_PIN6) | \
- PIN_ODR_HIGH(GPIOH_PIN7) | \
- PIN_ODR_HIGH(GPIOH_PIN8) | \
- PIN_ODR_HIGH(GPIOH_PIN9) | \
- PIN_ODR_HIGH(GPIOH_PIN10) | \
- PIN_ODR_HIGH(GPIOH_PIN11) | \
- PIN_ODR_HIGH(GPIOH_PIN12) | \
- PIN_ODR_HIGH(GPIOH_PIN13) | \
- PIN_ODR_HIGH(GPIOH_PIN14) | \
- PIN_ODR_HIGH(GPIOH_PIN15))
- #define VAL_GPIOH_AFRL (PIN_AFIO_AF(GPIOH_OSC_IN, 0U) | \
- PIN_AFIO_AF(GPIOH_OSC_OUT, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN2, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN3, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN4, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN5, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN6, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN7, 0U))
- #define VAL_GPIOH_AFRH (PIN_AFIO_AF(GPIOH_PIN8, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN9, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN10, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN11, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN12, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN13, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN14, 0U) | \
- PIN_AFIO_AF(GPIOH_PIN15, 0U))
- #define VAL_GPIOH_ASCR (PIN_ASCR_DISABLED(GPIOH_OSC_IN) | \
- PIN_ASCR_DISABLED(GPIOH_OSC_OUT) | \
- PIN_ASCR_DISABLED(GPIOH_PIN2) | \
- PIN_ASCR_DISABLED(GPIOH_PIN3) | \
- PIN_ASCR_DISABLED(GPIOH_PIN4) | \
- PIN_ASCR_DISABLED(GPIOH_PIN5) | \
- PIN_ASCR_DISABLED(GPIOH_PIN6) | \
- PIN_ASCR_DISABLED(GPIOH_PIN7) | \
- PIN_ASCR_DISABLED(GPIOH_PIN8) | \
- PIN_ASCR_DISABLED(GPIOH_PIN9) | \
- PIN_ASCR_DISABLED(GPIOH_PIN10) | \
- PIN_ASCR_DISABLED(GPIOH_PIN11) | \
- PIN_ASCR_DISABLED(GPIOH_PIN12) | \
- PIN_ASCR_DISABLED(GPIOH_PIN13) | \
- PIN_ASCR_DISABLED(GPIOH_PIN14) | \
- PIN_ASCR_DISABLED(GPIOH_PIN15))
- #define VAL_GPIOH_LOCKR (PIN_LOCKR_DISABLED(GPIOH_OSC_IN) | \
- PIN_LOCKR_DISABLED(GPIOH_OSC_OUT) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN2) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN3) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN4) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN5) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN6) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN7) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN8) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN9) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN10) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN11) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN12) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN13) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN14) | \
- PIN_LOCKR_DISABLED(GPIOH_PIN15))
- /*===========================================================================*/
- /* External declarations. */
- /*===========================================================================*/
- #if !defined(_FROM_ASM_)
- #ifdef __cplusplus
- extern "C" {
- #endif
- void boardInit(void);
- #ifdef __cplusplus
- }
- #endif
- #endif /* _FROM_ASM_ */
- #endif /* BOARD_H */
|