hwdef.dat 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342
  1. # hw definition file for processing by chibios_hwdef.py
  2. # for FMUv5 hardware (ie. for CUAV-PixHack-v5 and Pixhawk4)
  3. # MCU class and specific type. It is a F765, which is the same as F767
  4. # but without the TFT interface
  5. MCU STM32F7xx STM32F767xx
  6. # crystal frequency
  7. OSCILLATOR_HZ 16000000
  8. define STM32_LSECLK 32768U
  9. define STM32_LSEDRV (3U << 3U)
  10. define STM32_PLLSRC STM32_PLLSRC_HSE
  11. define STM32_PLLM_VALUE 8
  12. define STM32_PLLN_VALUE 216
  13. define STM32_PLLP_VALUE 2
  14. define STM32_PLLQ_VALUE 9
  15. define CONFIG_HAL_BOARD_SUBTYPE HAL_BOARD_SUBTYPE_CHIBIOS_FMUV5
  16. define HAL_CHIBIOS_ARCH_FMUV5 1
  17. # board ID for firmware load
  18. APJ_BOARD_ID 50
  19. FLASH_RESERVE_START_KB 32
  20. # board voltage
  21. STM32_VDD 330U
  22. # flash size
  23. FLASH_SIZE_KB 2048
  24. env OPTIMIZE -O2
  25. # order of UARTs (and USB)
  26. UART_ORDER OTG1 USART1 USART2 USART3 UART4 USART6 UART7 OTG2
  27. # default the 2nd interface to MAVLink2 until MissionPlanner updates drivers
  28. define HAL_OTG2_PROTOCOL SerialProtocol_MAVLink2
  29. # now we define the pins that USB is connected on
  30. PA11 OTG_FS_DM OTG1
  31. PA12 OTG_FS_DP OTG1
  32. # these are the pins for SWD debugging with a STlinkv2 or black-magic probe
  33. PA13 JTMS-SWDIO SWD
  34. PA14 JTCK-SWCLK SWD
  35. # SPI1 - internal sensors
  36. PG11 SPI1_SCK SPI1
  37. PA6 SPI1_MISO SPI1
  38. PD7 SPI1_MOSI SPI1
  39. # SPI2 - FRAM
  40. PI1 SPI2_SCK SPI2
  41. PI2 SPI2_MISO SPI2
  42. PI3 SPI2_MOSI SPI2
  43. # SPI4 - sensors2
  44. PE2 SPI4_SCK SPI4
  45. PE13 SPI4_MISO SPI4
  46. PE6 SPI4_MOSI SPI4
  47. # SPI5 - external1 (disabled to save DMA channels)
  48. # PF7 SPI5_SCK SPI5
  49. # PF8 SPI5_MISO SPI5
  50. # PF9 SPI5_MOSI SPI5
  51. # SPI6 - external2 (disabled to save DMA channels)
  52. # PG13 SPI6_SCK SPI6
  53. # PG12 SPI6_MISO SPI6
  54. # PB5 SPI6_MOSI SPI6
  55. # sensor CS
  56. PF10 MS5611_CS CS
  57. PF2 ICM20689_CS CS SPEED_VERYLOW
  58. PF3 ICM20602_CS CS SPEED_VERYLOW
  59. PF4 BMI055_G_CS CS
  60. PG10 BMI055_A_CS CS
  61. PF5 FRAM_CS CS SPEED_VERYLOW
  62. # unusued CS pins
  63. PF11 SPARE_CS CS
  64. PH5 AUXMEM_CS CS
  65. PI4 EXTERNAL1_CS1 CS
  66. PI10 EXTERNAL1_CS2 CS
  67. PI11 EXTERNAL1_CS3 CS
  68. PI6 EXTERNAL2_CS1 CS
  69. PI7 EXTERNAL2_CS2 CS
  70. PI8 EXTERNAL2_CS3 CS
  71. # I2C buses
  72. PB8 I2C1_SCL I2C1
  73. PB9 I2C1_SDA I2C1
  74. PF1 I2C2_SCL I2C2
  75. PF0 I2C2_SDA I2C2
  76. PH7 I2C3_SCL I2C3
  77. PH8 I2C3_SDA I2C3
  78. PF14 I2C4_SCL I2C4
  79. PF15 I2C4_SDA I2C4
  80. # order of I2C buses
  81. I2C_ORDER I2C3 I2C1 I2C2 I2C4
  82. # enable pins
  83. PE3 VDD_3V3_SENSORS_EN OUTPUT HIGH
  84. # start peripheral power off, then enable after init
  85. # this prevents a problem with radios that use RTS for
  86. # bootloader hold
  87. PF12 nVDD_5V_HIPOWER_EN OUTPUT HIGH
  88. PG4 nVDD_5V_PERIPH_EN OUTPUT HIGH
  89. PG5 VDD_5V_RC_EN OUTPUT HIGH
  90. PG6 VDD_5V_WIFI_EN OUTPUT HIGH
  91. PG7 VDD_3V3_SD_CARD_EN OUTPUT HIGH
  92. # drdy pins
  93. PE7 DRDY8_NC INPUT
  94. PB4 DRDY1_ICM20689 INPUT
  95. PB14 DRDY2_BMI055_GYRO INPUT
  96. PB15 DRDY3_BMI055_ACC INPUT
  97. PC5 DRDY4_ICM20602 INPUT
  98. PC13 DRDY5_BMI055_GYRO INPUT
  99. PD10 DRDY6_BMI055_ACC INPUT
  100. PD15 DRDY7_EXTERNAL1 INPUT
  101. # Control of Spektrum power pin
  102. PE4 SPEKTRUM_PWR OUTPUT HIGH GPIO(73)
  103. define HAL_GPIO_SPEKTRUM_PWR 73
  104. # Spektrum Power is Active High
  105. define HAL_SPEKTRUM_PWR_ENABLED 1
  106. # UARTs
  107. # USART2 is telem1
  108. PD6 USART2_RX USART2
  109. PD5 USART2_TX USART2
  110. PD3 USART2_CTS USART2
  111. PD4 USART2_RTS USART2
  112. # USART1 is GPS1
  113. PB7 USART1_RX USART1 NODMA
  114. PB6 USART1_TX USART1 NODMA
  115. # USART3 is telem2
  116. PD9 USART3_RX USART3
  117. PD8 USART3_TX USART3
  118. PD11 USART3_CTS USART3
  119. PD12 USART3_RTS USART3
  120. # UART4 GPS2
  121. PD0 UART4_RX UART4 NODMA
  122. PD1 UART4_TX UART4 NODMA
  123. # USART6 is telem3
  124. PG9 USART6_RX USART6 NODMA
  125. # we leave PG14 as an input to prevent it acting as a pullup
  126. # on the IOMCU SBUS input
  127. # PG14 USART6_TX USART6 NODMA
  128. PG15 USART6_CTS USART6
  129. PG8 USART6_RTS USART6
  130. # UART7 is debug
  131. PF6 UART7_RX UART7 NODMA
  132. PE8 UART7_TX UART7 NODMA
  133. # UART8 is for IOMCU
  134. PE0 UART8_RX UART8
  135. PE1 UART8_TX UART8
  136. # UART for IOMCU
  137. IOMCU_UART UART8
  138. # enable RTSCTS support
  139. define AP_FEATURE_RTSCTS 1
  140. # enable SBUS_OUT on IOMCU (if you have an IOMCU)
  141. define AP_FEATURE_SBUS_OUT 1
  142. # PWM AUX channels
  143. PE14 TIM1_CH4 TIM1 PWM(1) GPIO(50)
  144. PA10 TIM1_CH3 TIM1 PWM(2) GPIO(51)
  145. PE11 TIM1_CH2 TIM1 PWM(3) GPIO(52)
  146. PE9 TIM1_CH1 TIM1 PWM(4) GPIO(53)
  147. PD13 TIM4_CH2 TIM4 PWM(5) GPIO(54)
  148. PD14 TIM4_CH3 TIM4 PWM(6) GPIO(55)
  149. # we need to disable DMA on the last 2 FMU channels
  150. # as timer 12 doesn't have a TIMn_UP DMA option
  151. PH6 TIM12_CH1 TIM12 PWM(7) GPIO(56) NODMA
  152. PH9 TIM12_CH2 TIM12 PWM(8) GPIO(57) NODMA
  153. define BOARD_PWM_COUNT_DEFAULT 8
  154. # PWM output for buzzer
  155. PE5 TIM9_CH1 TIM9 GPIO(77) ALARM
  156. # analog in
  157. PA0 BATT_VOLTAGE_SENS ADC1 SCALE(1)
  158. PA1 BATT_CURRENT_SENS ADC1 SCALE(1)
  159. PA2 BATT2_VOLTAGE_SENS ADC1 SCALE(1)
  160. PA3 BATT2_CURRENT_SENS ADC1 SCALE(1)
  161. PC4 SPARE1_ADC1 ADC1 SCALE(1)
  162. PA4 SPARE2_ADC1 ADC1 SCALE(1)
  163. PB0 RSSI_IN ADC1 SCALE(1)
  164. #PC3 HW_REV_SENS ADC1 SCALE(1)
  165. #PC2 HW_VER_SENS ADC1 SCALE(1)
  166. PC0 VDD_5V_SENS ADC1 SCALE(2)
  167. PC1 SCALED_V3V3 ADC1 SCALE(2)
  168. # setup scaling defaults for PixHackV5 power brick
  169. define HAL_BATT_VOLT_SCALE 18.0
  170. define HAL_BATT_CURR_SCALE 24.0
  171. define HAL_BATT_VOLT_PIN 0
  172. define HAL_BATT_CURR_PIN 1
  173. define HAL_BATT2_VOLT_PIN 2
  174. define HAL_BATT2_CURR_PIN 3
  175. # CAN bus
  176. PI9 CAN1_RX CAN1
  177. PH13 CAN1_TX CAN1
  178. PB12 CAN2_RX CAN2
  179. PB13 CAN2_TX CAN2
  180. PH2 GPIO_CAN1_SILENT OUTPUT PUSHPULL SPEED_LOW LOW GPIO(70)
  181. PH3 GPIO_CAN2_SILENT OUTPUT PUSHPULL SPEED_LOW LOW GPIO(71)
  182. PH4 GPIO_CAN3_SILENT OUTPUT PUSHPULL SPEED_LOW LOW GPIO(72)
  183. # GPIOs
  184. PA7 HEATER_EN OUTPUT LOW GPIO(80)
  185. define HAL_HEATER_GPIO_PIN 80
  186. PG1 VDD_BRICK_VALID INPUT PULLUP
  187. PG2 VDD_BRICK2_VALID INPUT PULLUP
  188. PG3 nVBUS INPUT PULLUP
  189. PF13 VDD_5V_HIPOWER_OC INPUT PULLUP
  190. PE15 VDD_5V_PERIPH_OC INPUT PULLUP
  191. PB10 nSPI5_RESET_EXTERNAL1 OUTPUT HIGH
  192. # capture pins
  193. PA5 FMU_CAP1 INPUT GPIO(58)
  194. PB3 FMU_CAP2 INPUT GPIO(59)
  195. PB11 FMU_CAP3 INPUT GPIO(60)
  196. PI0 FMU_SPARE_4 INPUT GPIO(61)
  197. # SPI devices
  198. SPIDEV ms5611 SPI4 DEVID1 MS5611_CS MODE3 20*MHZ 20*MHZ
  199. SPIDEV icm20689 SPI1 DEVID1 ICM20689_CS MODE3 2*MHZ 8*MHZ
  200. SPIDEV icm20602 SPI1 DEVID2 ICM20602_CS MODE3 2*MHZ 8*MHZ
  201. SPIDEV bmi055_g SPI1 DEVID3 BMI055_G_CS MODE3 10*MHZ 10*MHZ
  202. SPIDEV bmi055_a SPI1 DEVID4 BMI055_A_CS MODE3 10*MHZ 10*MHZ
  203. SPIDEV ramtron SPI2 DEVID1 FRAM_CS MODE3 8*MHZ 8*MHZ
  204. # up to 3 IMUs
  205. IMU Invensense SPI:icm20689 ROTATION_NONE
  206. IMU Invensense SPI:icm20602 ROTATION_NONE
  207. # 3rd could be BMMI055 or BMI088
  208. IMU BMI055 SPI:bmi055_a SPI:bmi055_g ROTATION_ROLL_180_YAW_90
  209. IMU BMI088 SPI:bmi055_a SPI:bmi055_g ROTATION_ROLL_180_YAW_90
  210. define HAL_DEFAULT_INS_FAST_SAMPLE 1
  211. # probe external I2C compasses plus some internal IST8310
  212. # we also probe some external IST8310 with a non-standard orientation
  213. define HAL_PROBE_EXTERNAL_I2C_COMPASSES
  214. COMPASS IST8310 I2C:ALL_EXTERNAL:0x0E true ROTATION_ROLL_180_YAW_90
  215. COMPASS IST8310 I2C:ALL_INTERNAL:0x0E false ROTATION_ROLL_180_YAW_90
  216. # one baro
  217. BARO MS56XX SPI:ms5611
  218. # microSD support
  219. PC8 SDMMC_D0 SDMMC1
  220. PC9 SDMMC_D1 SDMMC1
  221. PC10 SDMMC_D2 SDMMC1
  222. PC11 SDMMC_D3 SDMMC1
  223. PC12 SDMMC_CK SDMMC1
  224. PD2 SDMMC_CMD SDMMC1
  225. # red LED marked as B/E
  226. PB1 LED_RED OUTPUT GPIO(90)
  227. # green LED marked as PWR. We leave this solid on, but allow
  228. # for it to be controlled as a relay if needed
  229. PC6 LED_GREEN OUTPUT GPIO(91) LOW
  230. # blue LED marked as ACT
  231. PC7 LED_BLUE OUTPUT GPIO(92) HIGH
  232. # setup for BoardLED2
  233. define HAL_GPIO_A_LED_PIN 90
  234. define HAL_GPIO_B_LED_PIN 92
  235. define HAL_GPIO_LED_ON 0
  236. # enable RAMTROM parameter storage
  237. define HAL_STORAGE_SIZE 16384
  238. define HAL_WITH_RAMTRON 1
  239. # allow to have have a dedicated safety switch pin
  240. define HAL_HAVE_SAFETY_SWITCH 1
  241. define HAL_COMPASS_DEFAULT HAL_COMPASS_NONE
  242. define HAL_COMPASS_AUTO_ROT_DEFAULT 2
  243. DMA_PRIORITY SDMMC* UART8* ADC* SPI* TIM*
  244. #define CH_DBG_ENABLE_ASSERTS TRUE
  245. #define CH_DBG_ENABLE_CHECKS TRUE
  246. #define CH_DBG_SYSTEM_STATE_CHECK TRUE
  247. #define CH_DBG_ENABLE_STACK_CHECK TRUE
  248. # define HAL_SPI_CHECK_CLOCK_FREQ 1
  249. # enable FAT filesystem support (needs a microSD defined via SDMMC)
  250. define HAL_OS_FATFS_IO 1
  251. define HAL_BOARD_LOG_DIRECTORY "/APM/LOGS"
  252. define HAL_BOARD_TERRAIN_DIRECTORY "/APM/TERRAIN"
  253. ROMFS io_firmware.bin Tools/IO_Firmware/iofirmware_lowpolh.bin
  254. # uncomment block below to enable a 2nd MS5611 baro on SPI5
  255. #PF7 SPI5_SCK SPI5
  256. #PF8 SPI5_MISO SPI5
  257. #PF9 SPI5_MOSI SPI5
  258. #SPIDEV ms5611_spi5 SPI5 DEVID1 EXTERNAL1_CS1 MODE3 20*MHZ 20*MHZ
  259. #undef PI10
  260. #PI10 EXTERNAL1_CS2 OUTPUT LOW
  261. #BARO MS56XX SPI:ms5611_spi5