DSP2803x_Headers_nonBIOS.cmd 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173
  1. /*
  2. // TI File $Revision: /main/3 $
  3. // Checkin $Date: November 10, 2009 14:05:22 $
  4. //###########################################################################
  5. //
  6. // FILE: DSP2803x_Headers_nonBIOS.cmd
  7. //
  8. // TITLE: DSP2803x Peripheral registers linker command file
  9. //
  10. // DESCRIPTION:
  11. //
  12. // This file is for use in Non-BIOS applications.
  13. //
  14. // Linker command file to place the peripheral structures
  15. // used within the DSP2803x headerfiles into the correct memory
  16. // mapped locations.
  17. //
  18. // This version of the file includes the PieVectorTable structure.
  19. // For BIOS applications, please use the DSP2803x_Headers_BIOS.cmd file
  20. // which does not include the PieVectorTable structure.
  21. //
  22. //###########################################################################
  23. // $TI Release: 2803x C/C++ Header Files V1.21 $
  24. // $Release Date: December 1, 2009 $
  25. //###########################################################################
  26. */
  27. MEMORY
  28. {
  29. PAGE 0: /* Program Memory */
  30. PAGE 1: /* Data Memory */
  31. DEV_EMU : origin = 0x000880, length = 0x000105 /* device emulation registers */
  32. SYS_PWR_CTL : origin = 0x000985, length = 0x000003 /* System power control registers */
  33. FLASH_REGS : origin = 0x000A80, length = 0x000060 /* FLASH registers */
  34. CSM : origin = 0x000AE0, length = 0x000010 /* code security module registers */
  35. ADC_RESULT : origin = 0x000B00, length = 0x000020 /* ADC Results register mirror */
  36. CPU_TIMER0 : origin = 0x000C00, length = 0x000008 /* CPU Timer0 registers */
  37. CPU_TIMER1 : origin = 0x000C08, length = 0x000008 /* CPU Timer0 registers (CPU Timer1 & Timer2 reserved TI use)*/
  38. CPU_TIMER2 : origin = 0x000C10, length = 0x000008 /* CPU Timer0 registers (CPU Timer1 & Timer2 reserved TI use)*/
  39. PIE_CTRL : origin = 0x000CE0, length = 0x000020 /* PIE control registers */
  40. PIE_VECT : origin = 0x000D00, length = 0x000100 /* PIE Vector Table */
  41. CLA1 : origin = 0x001400, length = 0x000080 /* CLA registers */
  42. ECANA : origin = 0x006000, length = 0x000040 /* eCAN-A control and status registers */
  43. ECANA_LAM : origin = 0x006040, length = 0x000040 /* eCAN-A local acceptance masks */
  44. ECANA_MOTS : origin = 0x006080, length = 0x000040 /* eCAN-A message object time stamps */
  45. ECANA_MOTO : origin = 0x0060C0, length = 0x000040 /* eCAN-A object time-out registers */
  46. ECANA_MBOX : origin = 0x006100, length = 0x000100 /* eCAN-A mailboxes */
  47. COMP1 : origin = 0x006400, length = 0x000020 /* Comparator + DAC 1 registers */
  48. COMP2 : origin = 0x006420, length = 0x000020 /* Comparator + DAC 2 registers */
  49. COMP3 : origin = 0x006440, length = 0x000020 /* Comparator + DAC 3 registers */
  50. EPWM1 : origin = 0x006800, length = 0x000040 /* Enhanced PWM 1 registers */
  51. EPWM2 : origin = 0x006840, length = 0x000040 /* Enhanced PWM 2 registers */
  52. EPWM3 : origin = 0x006880, length = 0x000040 /* Enhanced PWM 3 registers */
  53. EPWM4 : origin = 0x0068C0, length = 0x000040 /* Enhanced PWM 4 registers */
  54. EPWM5 : origin = 0x006900, length = 0x000040 /* Enhanced PWM 5 registers */
  55. EPWM6 : origin = 0x006940, length = 0x000040 /* Enhanced PWM 6 registers */
  56. EPWM7 : origin = 0x006980, length = 0x000040 /* Enhanced PWM 7 registers */
  57. ECAP1 : origin = 0x006A00, length = 0x000020 /* Enhanced Capture 1 registers */
  58. EQEP1 : origin = 0x006B00, length = 0x000040 /* Enhanced QEP 1 registers */
  59. LINA : origin = 0x006C00, length = 0x000080 /* LIN-A registers */
  60. GPIOCTRL : origin = 0x006F80, length = 0x000040 /* GPIO control registers */
  61. GPIODAT : origin = 0x006FC0, length = 0x000020 /* GPIO data registers */
  62. GPIOINT : origin = 0x006FE0, length = 0x000020 /* GPIO interrupt/LPM registers */
  63. SYSTEM : origin = 0x007010, length = 0x000020 /* System control registers */
  64. SPIA : origin = 0x007040, length = 0x000010 /* SPI-A registers */
  65. SPIB : origin = 0x007740, length = 0x000010 /* SPI-B registers */
  66. SCIA : origin = 0x007050, length = 0x000010 /* SCI-A registers */
  67. NMIINTRUPT : origin = 0x007060, length = 0x000010 /* NMI Watchdog Interrupt Registers */
  68. XINTRUPT : origin = 0x007070, length = 0x000010 /* external interrupt registers */
  69. ADC : origin = 0x007100, length = 0x000080 /* ADC registers */
  70. I2CA : origin = 0x007900, length = 0x000040 /* I2C-A registers */
  71. PARTID : origin = 0x3D7E80, length = 0x000001 /* Part ID register location */
  72. CSM_PWL : origin = 0x3F7FF8, length = 0x000008 /* Part of FLASHA. CSM password locations. */
  73. }
  74. SECTIONS
  75. {
  76. /*** PIE Vect Table and Boot ROM Variables Structures ***/
  77. UNION run = PIE_VECT, PAGE = 1
  78. {
  79. PieVectTableFile
  80. GROUP
  81. {
  82. EmuKeyVar
  83. EmuBModeVar
  84. FlashCallbackVar
  85. FlashScalingVar
  86. }
  87. }
  88. /*** Peripheral Frame 0 Register Structures ***/
  89. DevEmuRegsFile : > DEV_EMU, PAGE = 1
  90. SysPwrCtrlRegsFile: > SYS_PWR_CTL, PAGE = 1
  91. FlashRegsFile : > FLASH_REGS, PAGE = 1
  92. CsmRegsFile : > CSM, PAGE = 1
  93. AdcResultFile : > ADC_RESULT, PAGE = 1
  94. CpuTimer0RegsFile : > CPU_TIMER0, PAGE = 1
  95. CpuTimer1RegsFile : > CPU_TIMER1, PAGE = 1
  96. CpuTimer2RegsFile : > CPU_TIMER2, PAGE = 1
  97. PieCtrlRegsFile : > PIE_CTRL, PAGE = 1
  98. Cla1RegsFile : > CLA1, PAGE = 1
  99. /*** Peripheral Frame 1 Register Structures ***/
  100. ECanaRegsFile : > ECANA, PAGE = 1
  101. ECanaLAMRegsFile : > ECANA_LAM, PAGE = 1
  102. ECanaMboxesFile : > ECANA_MBOX, PAGE = 1
  103. ECanaMOTSRegsFile : > ECANA_MOTS, PAGE = 1
  104. ECanaMOTORegsFile : > ECANA_MOTO, PAGE = 1
  105. ECap1RegsFile : > ECAP1, PAGE = 1
  106. EQep1RegsFile : > EQEP1, PAGE = 1
  107. LinaRegsFile : > LINA, PAGE = 1
  108. GpioCtrlRegsFile : > GPIOCTRL, PAGE = 1
  109. GpioDataRegsFile : > GPIODAT, PAGE = 1
  110. GpioIntRegsFile : > GPIOINT, PAGE = 1
  111. /*** Peripheral Frame 2 Register Structures ***/
  112. SysCtrlRegsFile : > SYSTEM, PAGE = 1
  113. SpiaRegsFile : > SPIA, PAGE = 1
  114. SpibRegsFile : > SPIB, PAGE = 1
  115. SciaRegsFile : > SCIA, PAGE = 1
  116. NmiIntruptRegsFile: > NMIINTRUPT, PAGE = 1
  117. XIntruptRegsFile : > XINTRUPT, PAGE = 1
  118. AdcRegsFile : > ADC, PAGE = 1
  119. I2caRegsFile : > I2CA, PAGE = 1
  120. /*** Peripheral Frame 3 Register Structures ***/
  121. Comp1RegsFile : > COMP1, PAGE = 1
  122. Comp2RegsFile : > COMP2, PAGE = 1
  123. Comp3RegsFile : > COMP3, PAGE = 1
  124. EPwm1RegsFile : > EPWM1, PAGE = 1
  125. EPwm2RegsFile : > EPWM2, PAGE = 1
  126. EPwm3RegsFile : > EPWM3, PAGE = 1
  127. EPwm4RegsFile : > EPWM4, PAGE = 1
  128. EPwm5RegsFile : > EPWM5, PAGE = 1
  129. EPwm6RegsFile : > EPWM6, PAGE = 1
  130. EPwm7RegsFile : > EPWM7, PAGE = 1
  131. /*** Code Security Module Register Structures ***/
  132. CsmPwlFile : > CSM_PWL, PAGE = 1
  133. /*** Device Part ID Register Structures ***/
  134. PartIdRegsFile : > PARTID, PAGE = 1
  135. }
  136. /*
  137. //===========================================================================
  138. // End of file.
  139. //===========================================================================
  140. */